Methods for making transistor structures

Details Methods for making transistor structures Methods for making transistor structures

1976-11-03

1977-07-26

Tupman, W.

Metal working

Method of mechanical manufacture

Assembling or joining

29578, 29591, 357 23, B01J 1700

Patent

active

040373096

ABSTRACT:
In one embodiment, an extremely short channel FET is made by forming a metal layer over a wafer, depositing silicon dioxide over part of the metal layer, oxidizing the exposed metal, controllably etching a portion of the silicon dioxide to expose a small strip of the nonoxidized metal layer, electroplating the exposed metal strip, thereby to form an extremely narrow gate electrode, removing the deposited SiO.sub.2, the metal oxide and the remaining metal layer to leave only the gate electrode, and using the gate electrode as a mask for ion implanting source and drain regions. Since the gate electrode can be made so narrow, the channel region is correspondingly short to give extremely high frequency capabilities. Other embodiments are also described.

REFERENCES:
patent: 3514844 (1970-06-01), Bower
patent: 3699646 (1972-10-01), Vadasz
Neus Aus Der Technik, Feb. 1972, vol. 1, pp. 1 & 2, "Preparation of Semiconductor Components with Narrow-Semiconducting Regions, etc.".

Affiliated with

Also associated with

Rating

Methods for making transistor structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for making transistor structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for making transistor structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-717596