Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Reexamination Certificate
2007-06-26
2007-06-26
Thai, Luan (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
C257S632000, C257S646000, C438S624000, C438S619000, C438S421000
Reexamination Certificate
active
10926471
ABSTRACT:
In the fabrication of integrated circuits, one specific technique for making surfaces flat is chemical-mechanical planarization. However, this technique is quite time consuming and expensive, particularly as applied to the numerous intermetal dielectric layers—the insulative layers sandwiched between layers of metal wiring—in integrated circuits. Accordingly, the inventor devised several methods for making nearly planar intermetal dielectric layers without the use of chemical-mechanical planarization and methods of modifying metal layout patterns to facilitate formation of dielectric layers with more uniform thickness. These methods of modifying metal layouts and making dielectric layers can be used in sequence to yield nearly planar intermetal dielectric layers with more uniform thickness.
REFERENCES:
patent: 5252520 (1993-10-01), Kocmanek et al.
patent: 5304505 (1994-04-01), Hazani
patent: 5461003 (1995-10-01), Havemann et al.
patent: 5503882 (1996-04-01), Dawson
patent: 5518959 (1996-05-01), Jang et al.
patent: 5776834 (1998-07-01), Avanzino et al.
patent: 5814555 (1998-09-01), Bandyopadhyay et al.
patent: 5858876 (1999-01-01), Chew
patent: 5872058 (1999-02-01), Van Cleemput et al.
patent: 5968610 (1999-10-01), Liu et al.
patent: 6030881 (2000-02-01), Papasouliotis et al.
patent: 6087724 (2000-07-01), Shields et al.
patent: 6100205 (2000-08-01), Liu et al.
patent: 6136687 (2000-10-01), Lee et al.
patent: 6174808 (2001-01-01), Jang et al.
patent: 6207571 (2001-03-01), Juengling et al.
patent: 6223331 (2001-04-01), Juengling
patent: 6251470 (2001-06-01), Forbes et al.
patent: 6255162 (2001-07-01), Tsai et al.
patent: 6274479 (2001-08-01), Srinivasan
patent: 6531412 (2003-03-01), Conti et al.
patent: 6599847 (2003-07-01), Jang et al.
patent: 0766291 (1997-04-01), None
“Chemical Vapor Deposition”,Trikon Technologies, http://www.trikon.com/trikon/html/cvd.html,(1999),pp. 1-5.
Stine, B. E., et al., “The Physical and Electrical Effects of Metal-Fill Patterning Practices for Oxide Chemical-Mechanical Polishing Processes”,IEEE Transactions on Electron Devices, 45(3), (1998),pp. 665-679.
Wolf, S. ,Silicon Processing for the VLSI Era, vol. 2: Process Integration, Lattice Press, Sunset Beach, California, ISBN 0-961672-4-5,(1990),pp. 176-297.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Thai Luan
LandOfFree
Methods for making nearly planar dielectric films in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for making nearly planar dielectric films in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for making nearly planar dielectric films in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3885324