Electrical computers and digital processing systems: processing – Instruction fetching – Prefetching
Reexamination Certificate
2006-12-05
2006-12-05
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction fetching
Prefetching
C712S001000
Reexamination Certificate
active
07146489
ABSTRACT:
An efficient embedded-DRAM processor architecture and associated methods. In one exemplary embodiment, the architecture includes a DRAM array, a set of register files, set of functional units, and a data assembly unit. The data assembly unit includes a set of row-address registers and is responsive to commands to activate and deactivate DRAM rows and to control the movement of data throughout the system. A pipelined data assembly approach allowing the functional units to perform register-to-register operations, and allowing the data assembly unit to perform all load/store operations using wide data busses. Data masking and switching hardware allows individual data words or groups of words to be transferred between the registers and memory. Other aspects of the invention include a memory and logic structure and an associated method to extract data blocks from memory to accelerate, for example, operations related to image compression and decompression.
REFERENCES:
patent: 4725945 (1988-02-01), Kronstadt
patent: 4881168 (1989-11-01), Inagami et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5237702 (1993-08-01), Hayashi et al.
patent: 5239639 (1993-08-01), Fischer et al.
patent: 5321425 (1994-06-01), Chia et al.
patent: 5345560 (1994-09-01), Miura et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5423048 (1995-06-01), Jager
patent: 5428754 (1995-06-01), Baldwin
patent: 5440711 (1995-08-01), Sugimoto
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5479635 (1995-12-01), Kametani
patent: 5530817 (1996-06-01), Masubuchi
patent: 5530944 (1996-06-01), Stones
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5613078 (1997-03-01), Kishigami
patent: 5615355 (1997-03-01), Wagner
patent: 5627982 (1997-05-01), Hirata et al.
patent: 5636367 (1997-06-01), Stones et al.
patent: 5649232 (1997-07-01), Bourekas et al.
patent: 5655133 (1997-08-01), Dupree et al.
patent: 5664215 (1997-09-01), Burgess et al.
patent: 5694565 (1997-12-01), Kahle et al.
patent: 5848284 (1998-12-01), Sharangpani
patent: 5896523 (1999-04-01), Bissett et al.
patent: 5933627 (1999-08-01), Parady
patent: 5996066 (1999-11-01), Yung
Hennessy and Patterson, “Computer Architecture—A Quantitative Approach, 2nd Edition,” 1996, pp. 278-280, 428-429.
Patterson, David, et al., “A Case for Intelligent RAM: IRAM,” Computer Science Division/EECS Dept., University of California, (Feb. 10, 1997) pp. 1-23.
Chan Eddie
Gazdzinski & Associates
Huisman David J.
Micro)n Technology, Inc.
LandOfFree
Methods for intelligent caching in an embedded DRAM-DSP... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for intelligent caching in an embedded DRAM-DSP..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for intelligent caching in an embedded DRAM-DSP... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3701999