Methods for increasing photo alignment margins

Details Methods for increasing photo alignment margins Methods for increasing photo alignment margins

2006-12-19

2006-12-19

Lindsay, Jr., Walter (Department: 2812)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Having substrate registration feature

C438S709000, C438S947000, C257SE21023

Reexamination Certificate

active

07151040

ABSTRACT:
Methods and structures are provided for increasing alignment margins when contacting pitch multiplied interconnect lines with other conductive features in memory devices. The portions of the lines at the periphery of the memory device are formed at an angle and are widened relative to the portions of the lines in the array region of the memory device. The widened lines allow for an increased margin of error when overlaying other features, such as landing pads, on the lines. The possibility of contacting and causing electrical shorts with adjacent lines is thus minimized. In addition, forming the portions of the lines in the periphery at an angle relative to the portions of the lines in the array regions allows the peripheral portions to be widened while also allowing multiple landing pads to be densely packed at the periphery.

REFERENCES:
patent: 4234362 (1980-11-01), Riseman
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4432132 (1984-02-01), Kinsbron et al.
patent: 4502914 (1985-03-01), Trumpp et al.
patent: 4508579 (1985-04-01), Goth et al.
patent: 4570325 (1986-02-01), Higuchi
patent: 4648937 (1987-03-01), Ogura et al.
patent: 4776922 (1988-10-01), Bhattascharyya et al.
patent: 4838991 (1989-06-01), Cote et al.
patent: 5328810 (1994-07-01), Lowrey et al.
patent: 5514885 (1996-05-01), Myrick
patent: 5795830 (1998-08-01), Cronin et al.
patent: 6004862 (1999-12-01), Kim et al.
patent: 6042998 (2000-03-01), Brueck et al.
patent: 6063688 (2000-05-01), Doyle et al.
patent: 6071789 (2000-06-01), Yang et al.
patent: 6291334 (2001-09-01), Somekh
patent: 6297554 (2001-10-01), Lin
patent: 6475867 (2002-11-01), Hui et al.
patent: 6548396 (2003-04-01), Naik et al.
patent: 6573030 (2003-06-01), Fairbairn et al.
patent: 6602779 (2003-08-01), Li et al.
patent: 6673684 (2004-01-01), Huang et al.
patent: 6689695 (2004-02-01), Lui et al.
patent: 6709807 (2004-03-01), Hallock et al.
patent: 6734107 (2004-05-01), Lai et al.
patent: 6773998 (2004-08-01), Fisher et al.
patent: 6955961 (2005-10-01), Chung
patent: 2001/0005631 (2001-06-01), Kim et al.
patent: 2002/0042198 (2002-04-01), Bjarnason et al.
patent: 2003/0044722 (2003-03-01), Hsu et al.
patent: 2003/0119307 (2003-06-01), Bekiaris et al.
patent: 2003/0207207 (2003-11-01), Li
patent: 2004/0000534 (2004-01-01), Lipinski
patent: 2004/0023475 (2004-02-01), Bonser et al.
patent: 2004/0023502 (2004-02-01), Tzou et al.
patent: 2004/0043623 (2004-03-01), Liu et al.
patent: 2004/0053475 (2004-03-01), Sharma
patent: 2004/0106257 (2004-06-01), Okamura et al.
patent: 2006/0046200 (2006-03-01), Abatchev et al.
patent: 2006/0046201 (2006-03-01), Sanhu et al.
patent: 2006/0046484 (2006-03-01), Abatchev et al.
patent: 280851 (1990-07-01), None
patent: 0227303 (1987-07-01), None
patent: 0491408 (1992-06-01), None
patent: 1357433 (2003-10-01), None
patent: 05343370 (1993-12-01), None
patent: H8-55908 (1996-02-01), None
patent: H8-55920 (1996-02-01), None
patent: WO 02/099864 (2002-12-01), None
patent: WO 2005/010973 (2005-02-01), None
patent: WO 2006-026699 (2006-03-01), None
Bergeron, et al., “Resolution Enhancement Techniques for the 90nm Technology Node and Beyond,” Future Fab International, Issue 15, 4 pages.
Bhave et al., “Developer-soluble Gap fill materials for patterning metal trenches In Via-first Dual Damascene process,” preprint of Proceedings of SPIE: Advances in Resist Technology and Processing XXI, vol. 5376, John L. Sturtevant, editor, 2004, 8 pages.
Chung et al., “Pattern multiplication method and the uniformity of nanoscale multiple lines*,” J.Vac.Sci.Technol. B21(4), Jul./Aug. 2003, pp. 1491-1495.
Chung et al., “Nanoscale Multi-Line Patterning Using Sidewall Structure,” Jpn., J. App.. Phys. vol. 41 (2002) Pt. 1, No. 6B, pp. 4410-4414.
Joubert et al., “Nanometer scale linewidth control during etching of polysilicon gates in high-density plasmas,” Microelectronic Engineering 69 (2003), pp. 350-357.
Oehrlein et al., “Pattern transfer into low dielectric materials by high-density plasma etching,” Solid State Tech., May 2000, 8 pages.

Affiliated with

Also associated with

Rating

Methods for increasing photo alignment margins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for increasing photo alignment margins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for increasing photo alignment margins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3694883