Electrical computers and digital processing systems: processing – Instruction decoding
Reexamination Certificate
2006-01-17
2006-01-17
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction decoding
Reexamination Certificate
active
06988183
ABSTRACT:
Our micro-architectural method increases the performance of microprocessor and digital circuit designs by increasing the usable instruction-level parallelism during execution. The method can be applied to substantially increase the performance of processors in a broad range of instruction set architectures including CISC, RISC, and EPIC designs. Code blocks of instructions are transformed from the original instruction set architecture to be executed into a new instruction set architecture by an instruction stream transformation unit. The transformed code blocks are then cached in an instruction stream cache. The transformation process increases processor performance by substantially increasing the instruction-level parallelism available during execution.
REFERENCES:
patent: 5446912 (1995-08-01), Colwell et al.
patent: 5481743 (1996-01-01), Baxter
patent: 5630082 (1997-05-01), Yao et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5638525 (1997-06-01), Hammond
patent: 5651125 (1997-07-01), Witt et al.
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5781752 (1998-07-01), Moshovos et al.
patent: 5787287 (1998-07-01), Bharadwaj
patent: 5826089 (1998-10-01), Ireton
patent: 5903749 (1999-05-01), Kenner et al.
patent: 5903750 (1999-05-01), Yeh et al.
patent: 5911057 (1999-06-01), Shiell
patent: 5913049 (1999-06-01), Shiell
patent: 5941983 (1999-08-01), Gupta et al.
patent: 5948097 (1999-09-01), Glew et al.
patent: 5978900 (1999-11-01), Liu et al.
patent: 6016540 (2000-01-01), Zaidi et al.
patent: 6105124 (2000-08-01), Faber
patent: 6247094 (2001-06-01), Kumar et al.
patent: 6367004 (2002-04-01), Grochowski et al.
J. Johnson,Expansion Caches for Superscalar Machines, A Doctoral Dissertation in Electrical Engineering Department at Stanford University, Mar. 1996, 183 pages, Stanford, CA, USA. File downloaded from Internet.
E. Rotenberg et al, “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching”, Proceedings of the 29thAnnual Symposium on Microarchitecture, Dec. 2-4, 1996, IEEE, New Jersey, USA. File downloaded from Internet.
E. Rotenberg et al, “Trace Processors”, Proceedings of Micro-30, Dec. 1-3, 1997, IEEE, USA. File downloaded fron Internet.
J. Crawford and J. Huck, “Next Generation Instruction Set Architecture”. Presentation slides from 1997 Microprocessor Forum conference. Oct. 14, 1997, San Jose, CA. File downloaded from intel.com Web site.
J. Crawford and J. Huck, “Motivations and Design Approach for the IA-64 64-bit Instruction Set Architecture.” Transcript from 1997 Microprocessor Forum conference. Oct. 14, 1997, San Jose, CA. File downloaded from intel.com Web site.
Intel, “The Next Generation of Microprocessor Architecture: A 64-bit Instruction Set Architecture (ISA) based on EPIC Technology”—a Web page. Oct. 1997. Web page downloaded from intel.com Web site.
D. Gallagher et al, “Dynamic Memory Disambiguation Using the Memory Conflict Buffer”, Proceedings of ASPOLOS-VI conference, Oct. 1994. File downloaded from Internet.
K. Wang and M. Franklin, “Highly Accurate Data Value Prediction using Hybrid Predictors”, Proceedings of Micro 30. Dec. 1-3, 1997, IEEE, New Jersey, USA. File downloaded from Internet.
D. August et al, “A Framework for Balancing Control Flow and Predication”, 1997 paper, Center for Reliable and High Performance Computing, University of Illinois, Urban-Champaign, IL. File downloaded from Internet.
S. Mahlke et al, “A Comparison of Full and Partial Predicated Execution Support for ILP Processors”, ISCA-22, Jun. 1995. Center for Reliable and High Performance Computing, University of Illinois, Urban-Champaign, IL. File downloaded from Internet.
LandOfFree
Methods for increasing instruction-level parallelism in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for increasing instruction-level parallelism in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for increasing instruction-level parallelism in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3567081