Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-05-29
2007-05-29
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180, C365S185190, C365S185200, C365S185240, C365S185030
Reexamination Certificate
active
11323596
ABSTRACT:
In programming a non-volatile memory involving alternately applying a programming pulse and verifying the programming, time is saved in the program verify portion when, depending on the states of the memory cells, a portion of the verify operation is recognized to be superfluous and skipped. Preferably, in a program verify operation relative to a demarcation threshold level for demarcating between two memory states, the verify operation includes a sequence of two verify sub-cycles, the first sub-cycle performing a verify relative to a first threshold level at a predetermined margin below the demarcation threshold level and the second sub-cycle performing a verify relative to a second threshold level which is identical to the demarcation threshold level. Unlike conventional cases, the second sub-cycle is not performed until any one memory cell of the group has been verified to pass the first threshold.
REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5532962 (1996-07-01), Auclair et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6618297 (2003-09-01), Manea
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6657891 (2003-12-01), Shibata et al.
patent: 6738289 (2004-05-01), Gongwer et al.
patent: 7023736 (2006-04-01), Cernea et al.
patent: 7046568 (2006-05-01), Cernea
patent: 7139465 (2006-11-01), Gongwer et al.
patent: 2004/0057318 (2004-03-01), Cernea et al.
patent: 2004/0109357 (2004-06-01), Cernea et al.
patent: 2005/0169082 (2005-08-01), Cernea
patent: 2005/0237814 (2005-10-01), Li et al.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
Nguyen Viet Q.
Parsons Hsue & de Runtz LLP
Sandisk Corporation
LandOfFree
Methods for improved program-verify operations in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for improved program-verify operations in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for improved program-verify operations in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785793