Methods for implementing circuit designs in physical circuits

Details Methods for implementing circuit designs in physical circuits Methods for implementing circuit designs in physical circuits

1996-03-20

1999-02-23

Teska, Kevin J.

Boots, shoes, and leggings

364578, 364488, 364490, 364491, G06F 1700

Patent

active

058751122

ABSTRACT:
In order to reduce the amount of work that must be done to implement a revised circuit design in physical circuitry, portions of the new design that are the same as a previously implemented design are identified. This preferably involves several different, successively applied approaches to attempting to find matching circuit components in the new and old designs. Connections that have changed between otherwise unchanged components are also identified. The physical circuit implementation of the unchanged portions of the old design can be reused in the implementation of the new design, thereby reducing the amount of new physical circuit implementation work that must be done.

REFERENCES:
patent: 5249133 (1993-09-01), Batra
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5463561 (1995-10-01), Razdan
patent: 5519630 (1996-05-01), Nishiyama et al.
patent: 5526517 (1996-06-01), Jones et al.
"Hcompare: A Hierarchical Netlist Comparison Program", Batra et al. 1992 IEEE, pp. 299-303, 1992.
"A Circuit Comparison System With Rule Based Functional Isomorphism Checking", Takashima et al., 1988 IEEE, pp. 512-516, 1988.
"An Improved Layout Verification Algorithm", Abadir et al., 1990 IEEE, pp. 391-395, 1990.
"A Network Comparison Algorithm for Layout Verification of Integrated Circuits", Barke, 1984 IEEE, pp. 135-141, 1984.
"YNCC: A New Algorithm for Device-Level Comparison Between Two Functionally Isomorphic VLSI Circuits", Shiran, 1986 IEEE, pp. 298-301, 1986.
"WOMBAT: A New Netlist Comparison Program", Spickelmier et al., 1983 ICCAD, pp. 170-171, 1983.
C. Ebeling et al., "Validating VLSI Circuit Layout by Wirelist Comparison," 1983 IEEE International Conference on Computer Aided Design, pp. 172-173.
J. D. Tyger et al., "Efficient Netlist Comparison Using Hierarchy and Randomization," IEEE 22nd Design Automation Conference, 1985, pp. 702-708.
L. G. Jones, "Fast Incremental Netlist Compilation of Hierarchical Schematics," 1989 IEEE International Conference on Computer Aided Design, pp. 326-329.
G. Pelz et al., "Circuit Comparison by Hierarchical Pattern Matching," 1991 IEEE International Conference on Computer Aided Design, pp. 290-293.
"MAX+PLUS II Getting Started," Version 5.0, Jul. 1994, Altera Corporation, San Jose, California.
"MAX+PLUS II AHDL," Version 5.0, Jul. 1994, Altera Corporation, San Jose, California.
"Efficient Netlist Comparison Using Hierarchy and Randomization". J.D. Tygar et al, 1985 IEEE pp. 702-708.
"Circuit Comparison by Hierarchical Pattern Matching" George Pelz et al., 1991 IEEE pp. 290-293.

Affiliated with

Also associated with

Rating

Methods for implementing circuit designs in physical circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for implementing circuit designs in physical circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for implementing circuit designs in physical circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-312537