Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2011-04-05
2011-04-05
Norton, Nadine G (Department: 1713)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S689000, C438S703000, C438S386000, C257SE21249
Reexamination Certificate
active
07919413
ABSTRACT:
A method for forming patterns comprises providing a substrate. A set of seed features is formed over the substrate. At least one bi-layer comprising a first layer followed by a second layer is formed on the set of seed features. The first layer and the second layer above the set of seed features are removed. The first layer and the second layer are anisotropically etched successively at least one time to form an opening next to the set of seed features.
REFERENCES:
patent: 5538592 (1996-07-01), Chen et al.
patent: 5795830 (1998-08-01), Cronin et al.
patent: 5918132 (1999-06-01), Qian et al.
patent: 6300221 (2001-10-01), Roverds et al.
patent: 6335257 (2002-01-01), Tseng
patent: 7335580 (2008-02-01), Buerger, Jr. et al.
patent: 2006/0024621 (2006-02-01), Nolscher et al.
patent: 2006/0105537 (2006-05-01), Nam et al.
patent: 2006/0240361 (2006-10-01), Lee et al.
patent: 2007/0148968 (2007-06-01), Kwon et al.
Choi et al, “Fabrication of Sub-10-nm Silicon Nanowire Arrays by Size Reduction Lithography”, J. Phys. Chem. Bn 2003, 107, pp. 3340-3343, Mar. 20, 2003, American Chemical Society, US.
Dahimene Mahmoud
Industrial Technology Research Institute
Norton Nadine G
LandOfFree
Methods for forming patterns does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming patterns, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming patterns will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621234