Methods for forming multilayer structures

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S025410, C029S842000, C029S847000, C029S852000, C257S296000, C257S307000, C257S308000, C361S311000, C361S313000, C438S230000, C438S244000, C438S250000, C438S253000

Reexamination Certificate

active

07621041

ABSTRACT:
The present invention relates to methods of forming multilayer structures and the structures themselves. In one embodiment, a method of forming a multilayer structure comprises: providing a dielectric composition comprising paraelectric filler and polymer wherein the paraelectric filler has a dielectric constant between 50 and 150; applying the dielectric composition to a carrier film thus forming a multilayer film comprising a dielectric layer and carrier film layer; laminating the multilayer film to a circuitized core wherein the dielectric layer of the multilayer film is facing the circuitized core; and removing the carrier film layer from the dielectric layer prior to processing; applying a metallic layer to the dielectric layer wherein the circuitized core, dielectric layer and metallic layer form a planar capacitor; and processing the planar capacitor to form a multilayer structure.

REFERENCES:
patent: 3287311 (1966-11-01), Edwards et al.
patent: 5010641 (1991-04-01), Sisler
patent: 5079069 (1992-01-01), Howard et al.
patent: 5155655 (1992-10-01), Howard et al.
patent: 5161086 (1992-11-01), Howard et al.
patent: 5162977 (1992-11-01), Paurus et al.
patent: 5298331 (1994-03-01), Kanakarajan et al.
patent: 5428499 (1995-06-01), Szerlip et al.
patent: 5469324 (1995-11-01), Henderson et al.
patent: 5586301 (1996-12-01), Fisherman et al.
patent: 5870274 (1999-02-01), Lucas
patent: 6183592 (2001-02-01), Sylvester
patent: 6284655 (2001-09-01), Marsh
patent: 6323511 (2001-11-01), Marsh
patent: 6346743 (2002-02-01), Figueroa et al.
patent: 6403414 (2002-06-01), Marsh
patent: 6407929 (2002-06-01), Hale et al.
patent: 6495458 (2002-12-01), Marsh
patent: 6600645 (2003-07-01), Lauf et al.
patent: 6611419 (2003-08-01), Chakravorty
patent: 6819540 (2004-11-01), Allen et al.
patent: 6882045 (2005-04-01), Massingill et al.
patent: 2002/0054471 (2002-05-01), Adae-Amoakoh et al.
patent: 2002/0134581 (2002-09-01), Figueroa et al.
patent: 2004/0233611 (2004-11-01), Borland
patent: 2006/0133011 (2006-06-01), Cox
patent: 0 451 541 (1991-03-01), None
patent: 1 020 487 (2000-07-01), None
patent: 1 369 399 (2003-12-01), None
patent: 1 553 626 (2005-07-01), None
patent: 57-011407 (1980-01-01), None
Takuya Yamamoto, John Andresakis and Fjuo Kuwako, Ultra-Thin Substrate and HI-DK RCC For Use As Embedded Capacitors, Oak Mitsui Technologies LLC, Hoosick Falls, New York, USA, TPCA Forum 2004, pp. 52-57.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods for forming multilayer structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for forming multilayer structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming multilayer structures will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4132871

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.