Incremental printing of symbolic information – Ink jet – Ejector mechanism
Reexamination Certificate
2005-06-24
2008-03-04
Nguyen, Thinh (Department: 2861)
Incremental printing of symbolic information
Ink jet
Ejector mechanism
C347S058000
Reexamination Certificate
active
07338149
ABSTRACT:
The described embodiments relate to methods and systems for forming and protecting electrical interconnect assemblies. In one embodiment, an electrical interconnect assembly forming method forms an electrical interconnect between one or more conductors of a first support structure and one or more conductors of a second support structure. The method also distributes a generally flowable material over the electrical interconnect and exposes the generally flowable material to conditions sufficient to render the generally flowable material into a generally non-flowable state that provides fluid protection to the electrical interconnect and supports the electrical interconnect to reduce stress concentration at the electrical interconnect.
REFERENCES:
patent: 5147084 (1992-09-01), Behaun et al.
patent: 5258781 (1993-11-01), John
patent: 5450101 (1995-09-01), Ishida et al.
patent: 5681757 (1997-10-01), Hayes
patent: 6071427 (2000-06-01), Raulinaitis
patent: 6105852 (2000-08-01), Cordes et al.
patent: 6133072 (2000-10-01), Fjelstad
patent: 6142609 (2000-11-01), Aoki
patent: 6188414 (2001-02-01), Wong et al.
patent: 6206507 (2001-03-01), Hino
patent: 6241340 (2001-06-01), Watanabe et al.
patent: 6283359 (2001-09-01), Bofman et al.
patent: 6328427 (2001-12-01), Watanabe et al.
patent: 6329609 (2001-12-01), Kaja et al.
patent: 6357864 (2002-03-01), Sullivan et al.
patent: 6364475 (2002-04-01), Feinn et al.
patent: 6378984 (2002-04-01), Steinfield et al.
patent: 6402299 (2002-06-01), DeMeerleer et al.
patent: 6425655 (2002-07-01), Patil
patent: 6426241 (2002-07-01), Cordes et al.
patent: 6433419 (2002-08-01), Khandros et al.
patent: 6619785 (2003-09-01), Sato
patent: 6659591 (2003-12-01), Sato et al.
patent: 6799833 (2004-10-01), Watanabe
patent: 2001/0013423 (2001-08-01), Dalal et al.
patent: 2002/0003556 (2002-01-01), Mori
patent: 2002/0093550 (2002-07-01), Watanabe
patent: 2002/0113324 (2002-08-01), Cordes et al.
patent: 2002/0117330 (2002-08-01), Eldridge et al.
Akhavain Mohammad
Lassar Noah
Lepe Conrad
Scheffelin Joseph E.
Hewlett--Packard Development Company, L.P.
Nguyen Thinh
LandOfFree
Methods for forming and protecting electrical interconnects... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming and protecting electrical interconnects..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming and protecting electrical interconnects... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3960087