Methods for fabricating a flat panel display having high voltage

Electric lamp or space discharge component or device manufacturi – Process – With assembly or disassembly

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

445 58, H01J 920

Patent

active

057466351

ABSTRACT:
According to the invention, a flat panel device includes a spacer for providing internal support. In one embodiment, the spacer is made of ceramic, glass-ceramic, ceramic reinforced glass, devitrified glass, metal with electrically insulative coating or high-temperature vacuum-compatible polyimide, and can be a spacer wall, a spacer structure including a plurality of holes, or some combination of a spacer wall, spacer walls, and spacer structure. Spacer surfaces are treated to reduce secondary emissions and prevent charging of the spacer surfaces. The flat panel device can include a thermionic cathode or a field emitter cathode, and the faceplate and backplate can both be straight or both be curved. The flat panel device can include an addressing grid. In a method according to the invention for assembling a flat panel device, spacer walls are held in proper alignment during assembly by being inserted into a notch formed in the addressing grid and/or a top or bottom wall of the enclosure. Spacers according to the invention can be easily fabricated using standard techniques for forming and assembling ceramic or glass-ceramic tape.

REFERENCES:
patent: 3755704 (1973-08-01), Spindt et al.
patent: 3935499 (1976-01-01), Oess
patent: 4021219 (1977-05-01), Stockdale et al.
patent: 4088920 (1978-05-01), Siekanowicz et al.
patent: 4174523 (1979-11-01), Marlowe et al.
patent: 4204302 (1980-05-01), Bing et al.
patent: 4227117 (1980-10-01), Watanabe et al.
patent: 4577133 (1986-03-01), Wilson
patent: 4622492 (1986-11-01), Barten
patent: 4757230 (1988-07-01), Washington et al.
patent: 4857799 (1989-08-01), Spindt et al.
patent: 4887000 (1989-12-01), Yamazaki et al.
patent: 4900981 (1990-02-01), Yamazaki et al.
patent: 4923421 (1990-05-01), Brodie et al.
patent: 4924148 (1990-05-01), Schwartz
patent: 5003219 (1991-03-01), Muragishi et al.
patent: 5053673 (1991-10-01), Tomii et al.
patent: 5063327 (1991-11-01), Brodie et al.
patent: 5083058 (1992-01-01), Nonomura et al.
patent: 5155410 (1992-10-01), Wakasano et al.
patent: 5160871 (1992-11-01), Tomii et al.
patent: 5227691 (1993-07-01), Murai et al.
patent: 5229691 (1993-07-01), Shichao et al.
patent: 5313136 (1994-05-01), Van Gorkom et al.
Andreadakis et al., "Influence of Barrier Ribs on the Memory Margin of ac Plasma Display Panels", Proceedings of the SID, vol. 31/4, 1990, pp. 355-360.
Brodie et al., "Vacuum Microelectronics", Advances in Electronics and Electron Physics, vol. 83, 1992, pp. 1-106.
Goede, Digital Address Thin Display Tube, Northrop Corp./NTIS, Nov. 1974, pp. 1-134.
Goede, "A Digitally Addressed Flat-Panel CRT", IEEE Transactions on Electron Devices, vol. ED-20, No. 11, Nov. 1973, pp. 1052-1061.
Jaitly et al., "In-situ Insulator Surface Charge Measurements in Dielectric Bridged Vacuum Gaps Using an Electrostatic Probe", IEEE Transactions on Electrical Insulation, vol. 23, No. 2, Apr. 1988, pp. 261-273.
Meyer, "6 Diagonal Microtips Flourescent Display for T.V. Applications", EuroDisplay Digest, Sep. 1990, (4 pages).
Meyer "Recent Development on `Microtips` Display at Leti", Technical Digest of IVMC 91, 1991, pp. 6-9.
Takahashi et al., "Back Modulation Type Flat CRT", Japan Display '92, 1992, pp. 377-380.
Tannas, Jr. et al., Flat-Panel Displays and CRTs, 1985, pp. 218-219, 231-232, 360, 400, 403.
Uchiike et al., "Reflective Phosphor Deposition on the Barrier Electrode Structure of an ac Plasma Display Results in High Brightness and High Luminous Efficiency", SID 92 Digest, Late-News Paper 28:6, 1992, pp. 543-546.
Patent Abstracts of Japan, vol. 008, No. 047 (M-280), 2 Mar. 1984 & JP,A, 58 202711 (Mitsubishi Kinzoku KK), 26 Nov. 1983.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods for fabricating a flat panel display having high voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for fabricating a flat panel display having high voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for fabricating a flat panel display having high voltage will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-48237

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.