Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-12-25
2007-12-25
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000
Reexamination Certificate
active
10452498
ABSTRACT:
One embodiment of the present invention is a method for estimating a power requirement of a circuit design that includes steps of: (a) selecting a set of targeted Energy Arcs and/or Power Arcs; (b) creating one or more circuit states using the set of targeted Energy Arcs and/or Power Arcs; (c) back-tracing the one or more circuit states over one or more simulation clock cycles to form a start circuit state and a stimulus segment; (d) simulating the stimulus segment in forward time progression and determining which Event Arcs in Energy Arcs and/or which Condition Arcs in Power Arcs are satisfied at each stimulus clock cycle; and (e) recording data at each stimulus clock cycle that is utilized to estimate the power requirement.
REFERENCES:
patent: 5473548 (1995-12-01), Omori et al.
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5673420 (1997-09-01), Reyes et al.
patent: 5696694 (1997-12-01), Khouja et al.
patent: 5768145 (1998-06-01), Roethig
patent: 5838947 (1998-11-01), Sarin
patent: 5847966 (1998-12-01), Uchino et al.
patent: 6321185 (2001-11-01), Takahashi
patent: 6363515 (2002-03-01), Rajgopal et al.
Synopsys Power Starter Kit, PowerGate Full Chip Power Verification, Version 4.0, Dec. 15, 1999, pp. 16-23.
Synopsys Power Starter Kit, PowerGate Full Chip Power Verification, Version 4.0, Dec. 15, 1999, pp. 130, 135.
Das and Gladden; RTL Low Power Techniques for System-On-Chip Designs; SNUG (Synopsys Users Group) Papers and Presentations; San Jose, 1999, pp. 1-15.
“Genetic Algorithms for VLSI Design, Layout & Test Automation” by P. Mazumder and E. M. Rudnick; Publisher Prentice Hall PTR, Upper Saddle River, NJ 07458, 1999, Chap. 7, pp. 228-251.
“Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches” by Chuan-Yu Wang and Kaushik Roy, IEEE Trans. VLSI Systems, vol. 6, No. 1, Mar. 1998, pp. 134-140.
Einschlag Michael B.
Ochoa J. C.
Rodriguez Paul
V-Cube Technology Corp.
LandOfFree
Methods for estimating power requirements of circuit designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for estimating power requirements of circuit designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for estimating power requirements of circuit designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872742