Methods for delay-fault testing in field-programmable gate...

Details Methods for delay-fault testing in field-programmable gate... Methods for delay-fault testing in field-programmable gate...

2003-07-01

2008-08-12

Barlow, Jr., John E (Department: 2863)

Data processing: measuring, calibrating, or testing

Testing system

Of circuit

Reexamination Certificate

active

07412343

ABSTRACT:
Systems and methods for delay-fault testing field programmable gate arrays (FPGA's), applicable both for off-line manufacturing and system-level testing, as well as for on-line testing within the framework of the roving self-test area (STARs) approach are described. In one described method, two or more paths under test receive a test pattern approximately simultaneously. The two paths are substantially identical and thus should propagate the signal in approximately the same amount of time. An output response analyzer receives the signal from each of the paths and determines the interval between them, and then determines whether a delay fault has occurred based at least in part on the interval. The output response analyzer may include an oscillator and a counter. The oscillator generates an oscillating signal during the interval between when the test signal propagates through the first path and the last path under test.

REFERENCES:
patent: 5675502 (1997-10-01), Cox
patent: 5761097 (1998-06-01), Palermo
patent: 5991907 (1999-11-01), Stroud et al.
patent: 6003150 (1999-12-01), Stroud et al.
patent: 6108806 (2000-08-01), Abramovici et al.
patent: 6134191 (2000-10-01), Alfke
patent: 6202182 (2001-03-01), Abramovici et al.
patent: 6256758 (2001-07-01), Abramovici et al.
patent: 6466520 (2002-10-01), Speyer et al.
patent: 6530049 (2003-03-01), Abramovici et al.
patent: 6550030 (2003-04-01), Abramovici et al.
patent: 6574761 (2003-06-01), Abramovici et al.
patent: 6631487 (2003-10-01), Abramovici et al.
patent: 6725442 (2004-04-01), Cote et al.
patent: 6996020 (2005-02-01), Yoshida
patent: 6874108 (2005-03-01), Abramovici et al.
patent: 6973608 (2005-12-01), Abramovic et al.
Abramovici, M. et al., “Self-Test for FPGAS and CPLDs Requires No Overhead,” Electronic Design, 1997, pp. 121-128.
Abramovici, M. et al., “Using Roving STARs for On-line Testing and Diagnosis of FPGAs for Fault Tolerant Applications,” Proc. IEEE International Test Conf., 1999, pp. 973-982.
Abramovici, M. and C. Stroud, “BIST-Based Diagnosis of FPGA Logic Blocks,” Proc. IEEE International Test Conf., 1997, pp. 539-547.
Abramovici, M. et al., “Improving BIST-Based Diagnosis for Roving STARs,” Proc. IEEE International On-Line Testing Symp., 2000, pp. 31-39.
Abramovici, M. and C. Stroud, “BIST-Based Test and Diagnosis of FPGA Logic Blocks,” IEEE Transactions on Very Large Scale Integration Systems, 2001, 9(1):159-172.
Abramovici, M. et al., “Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems,” Proc. NASA/DoD Evolvable Hardware Conf., 2001, pp. 73-92.
Abramovici, M. and C. Stroud, “BIST-Based Delay Fault Testing in FPGAs,” Proc. IEEE International On-Line Testing Symp., 2002, pp. 131-134.
Abramovici, M. et al., “Using Embedded FPGAs for SoC Yield Enhancement,” Proc. ACM/IEEE Design Automation Conf., 2002, pp. 713-724.
Abramovici, M. and C. Stroud, “BIST-Based Delay Fault Testing in Field Programmable Gate Arrays,” J. Electronic Testing: Theory & Applications, 2003, 19(5):549-558.
Abramovici, M. et al., “On-Line Built-In Self Test and Diagnosis of FPGA Logic Resources,” IEEE Trans. On VLSI Systems, 2004, 12(12):1284-1294.
Chemlar, E., “FPGA Interconnect Delay Fault Testing,” Proc. Int'l Test Conf., 2003, pp. 1239-1247.
Emmert, J. et al., “Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration,” Proc. IEEE International Symp. On Field-programmable Custom Computing Machines, 2000, pp. 165-174.
Emmert, J. et al., “Predicting Performance Penalty for Fault Tolerance in Roving Self-Testing Areas(STARs),” Proc. International Conf. On Field Programmable Logic, 2000, pp. 545-554.
Emmert, J. et al., “On-Line Fault Tolerance for FPGA Interconnect with Roving STARs,” Proc. IEEE International Symp. On Defect and Fault Tolerance in VLSI Systems, 2001, pp. 445-454.
Stroud, C. et al., “Built-in Self-Test of Logic Blocks in FPGAs,” Proc. IEEE VLSI Test Symp., 1996, pp. 387-392.
Stroud, C. et al., “Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks,” Proc. ACM International Symp. On Field Programmable Gate Arrays, 1996, pp. 107-113.
Stroud, C. et al., “Selecting Built-In Self-Test Configurations for Field Programmable Gate Arrays,” Proc. IEEE Automatic Test Conf., 1996, pp. 29-35.
Stroud, C. et al., “Using ILA Testing for BIST in FPGAs,” Proc. IEEE International Test Conf., 1996, pp. 68-75.
Stroud, C. et al., “BIST-Based Diagnostics of FPGA Logic Blocks,” Proc. IEEE International Test Conf., 1997, pp. 539-547.
Stroud, C. et al., “Built-In Self-Test of FPGA Interconnect,” Proc. IEEE International Test Conf., 1998, pp. 404-411.
Stroud, C. et al., “On-Line BIST and Diagnosis of FPGA Interconnect Using Roving STARs,” Proc. IEEE International On-Line Test Symp., 2001, pp. 27-33.
Stroud, C. et al., “BIST-Based Diagnosis of FPGA Interconnect,” Proc. IEEE International Test Conf., 2002, pp. 618-627.
Smith, J. et al., “An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults,” J. Electronic Testing: Theory & Applications, 2006, 22(4):239-253.

Affiliated with

Also associated with

Rating

Methods for delay-fault testing in field-programmable gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for delay-fault testing in field-programmable gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for delay-fault testing in field-programmable gate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4003903