Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2011-06-28
2011-06-28
Lee, Hsien-ming (Department: 2823)
Semiconductor device manufacturing: process
With measuring or testing
C438S016000, C257SE21521, C356S237100, C356S237200, C356S237300, C356S237500, C702S083000, C382S145000, C382S149000
Reexamination Certificate
active
07968354
ABSTRACT:
Computer-implemented methods that include correlating a backside defect with a frontside defect detected on a specimen are provided. The defects are correlated if a portion of the backside defect on the backside of the specimen is opposite to a portion of the frontside defect on the frontside of the specimen. In particular, the defects are correlated if the portion of the backside defect is aligned with the portion of the frontside defect along an axis perpendicular to the frontside and the backside of the specimen. The method may also include altering a parameter of a process tool in response to the backside defect to reduce frontside defects on additional specimen processed in the process tool. Computer-implemented methods for analyzing data representing spatial characteristics of backside defects detected on a specimen to classify the backside defects are also provided. Analyzing the data may include spatial signature analysis of the data.
REFERENCES:
patent: 4556317 (1985-12-01), Sandland et al.
patent: 4599558 (1986-07-01), Castellano, Jr. et al.
patent: 4618938 (1986-10-01), Sandland et al.
patent: 5208648 (1993-05-01), Batchelder et al.
patent: 5220403 (1993-06-01), Batchelder et al.
patent: 5563702 (1996-10-01), Emery et al.
patent: 5644393 (1997-07-01), Nakamura et al.
patent: 5991699 (1999-11-01), Kulkarni et al.
patent: 6104835 (2000-08-01), Han
patent: 6134343 (2000-10-01), Nichani
patent: 6156580 (2000-12-01), Wooten et al.
patent: 6233719 (2001-05-01), Hardikar et al.
patent: 6401008 (2002-06-01), Ehrichs et al.
patent: 6825487 (2004-11-01), Preece
patent: 6829559 (2004-12-01), Bultman et al.
patent: 2002/0142617 (2002-10-01), Stanton
patent: 2003/0139838 (2003-07-01), Marella
patent: 62-39705 (1987-02-01), None
patent: 6-347415 (1994-12-01), None
patent: 6-349908 (1994-12-01), None
patent: 8-102479 (1996-04-01), None
patent: 99/22310 (1999-05-01), None
patent: 99/59200 (1999-11-01), None
patent: 00/03234 (2000-01-01), None
patent: 01/40145 (2001-06-01), None
Otsu, “A Threshold Selection Method from Gray-Level Histograms,” IEEE Transactions on Systems, Man, and Cybernetics, vol. SMC-9, No. 1, Jan. 1979, pp. 62-66.
Cheema et al., “Wafer Back Side Inspection Applications for Yield Protection and Enhancement,” presented at the Advanced Semiconductor Manufacturing Conference, Boston, MA, Apr. 30, 2002, 8 pages.
Diebold,Handbook of Silicon SemiconductorMetrology, © 2001 by Marcel Dekker, Inc., pp. 694-698.
Haller Kurt
Lopez Susan S.
KLA-Tencor Technologies Corp.
Lee Hsien-Ming
Mewherter Ann Marie
LandOfFree
Methods for correlating backside and frontside defects... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for correlating backside and frontside defects..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for correlating backside and frontside defects... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679890