Methods for a multiple die integrated circuit package

Details Methods for a multiple die integrated circuit package Methods for a multiple die integrated circuit package

2008-04-01

2008-04-01

Lee, Eugene (Department: 2891)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257SE33066

Reexamination Certificate

active

07352058

ABSTRACT:
Methods for a multiple die package for integrated circuits are disclosed. An insulator layer is provided and one or more vias are formed within it. The insulator may be provided without vias, and vias formed later. At least one integrated circuit is provided and electrically coupled to at least one lead of a first leadframe overlying one surface of the insulator. At least one second integrated circuit is provided and electrically coupled to a second leadframe overlying a second surface of the insulator. Electrical connections between the two leadframes and the first and second integrated circuits are made through the insulator at selected locations, by coupling at least one lead of the first and second leadframes one to another. The leads of the first and second leadframe may be physically coupled by a welding process within vias in the insulator. A method for a removable storage card is also described.

REFERENCES:
patent: 4288841 (1981-09-01), Gogal
patent: 4423468 (1983-12-01), Gatto et al.
patent: 5147815 (1992-09-01), Casto
patent: 5220195 (1993-06-01), McShane et al.
patent: 5798564 (1998-08-01), Eng et al.
patent: RE36077 (1999-02-01), Michii et al.
patent: 6069025 (2000-05-01), Kim
patent: 6239496 (2001-05-01), Asada
patent: 6291892 (2001-09-01), Yamaguchi
patent: 6316825 (2001-11-01), Park et al.
patent: 6410355 (2002-06-01), Wallace
patent: 6413798 (2002-07-01), Asada
patent: 6448636 (2002-09-01), Suenaga et al.
patent: 6603197 (2003-08-01), Yoshida et al.
patent: 6639309 (2003-10-01), Wallace
patent: 6693346 (2004-02-01), Masayuki et al.
patent: 6774473 (2004-08-01), Shen
patent: 6815251 (2004-11-01), Akram et al.
patent: 2002/0084522 (2002-07-01), Yoshizawa
patent: 2002/0121690 (2002-09-01), Masayuki et al.
patent: 2004/0089717 (2004-05-01), Harari et al.
patent: 2004/0169285 (2004-09-01), Verma et al.
patent: 2006/0102995 (2006-05-01), Tsai et al.
patent: 19522338 (1997-01-01), None
patent: 19648492 (1997-11-01), None
patent: 0798772 (1997-10-01), None
patent: 57063850 (1982-04-01), None
patent: 03030494 (1991-02-01), None
patent: 9326144 (1993-12-01), None
“FCBGA (Flip Chip Ball Grid Array)”. 1995. NEC Electronics Corporation. Feb. 6, 2007 <http://www.necel.com/pkg/en/pk02—03.html>.
International Search Report dated Jul. 9, 2007 in PCT Application No. PCT/US2006/042450.
Office Action dated Apr. 27, 2007, Serial No. 11,264,112 filed Nov. 1, 2005 (Atty Docket No. SAND-01108US0).
Ex Parte Quayle Office Action dated Nov. 19, 2007, U.S. Appl. No. 11/264,112.
U.S. Appl. No. 11/931,092 filed on Oct. 31, 2007.

Affiliated with

Also associated with

Rating

Methods for a multiple die integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for a multiple die integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for a multiple die integrated circuit package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2768291