Pulse or digital communications – Multilevel – Transmission line
Reexamination Certificate
2001-12-20
2009-10-27
Patel, Jay K. (Department: 2637)
Pulse or digital communications
Multilevel
Transmission line
C375S289000, C375S290000
Reexamination Certificate
active
07609778
ABSTRACT:
In a method of data transmission according to one embodiment of the invention, data transitions on adjacent conductors are separated in time. In a method of data transmission according to another embodiment of the invention, signals on adjacent conductive paths pass through different alternating sequences of inversions and regenerations. In a method of data transmission according to a further embodiment of the invention, data transitions having the same clock dependence are separated in space.
REFERENCES:
patent: 5101347 (1992-03-01), Balakrishnan et al.
patent: 5815031 (1998-09-01), Tan et al.
patent: 5886943 (1999-03-01), Sekiguchi et al.
patent: 5892981 (1999-04-01), Wiggers
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 5994946 (1999-11-01), Zhang
patent: 6008705 (1999-12-01), Ghoshal
patent: 6015300 (2000-01-01), Schmidt, Jr. et al.
patent: 6081146 (2000-06-01), Shiochi et al.
patent: 6110221 (2000-08-01), Pai et al.
patent: 6114890 (2000-09-01), Okajima et al.
patent: 6128337 (2000-10-01), Schipper et al.
patent: 6128347 (2000-10-01), Nomura
patent: 6184702 (2001-02-01), Takahashi et al.
patent: 6611538 (2003-08-01), Malerevich et al.
patent: 2005/0069041 (2005-03-01), Lincoln
Mikazuki, T.; Matsui, N.;, “Statistical design techniques for high-speed circuit boards with correlated structure distributions”, IEEE, Transactionon components, Packaging and Manufacturing technology, vol. 14, Issue 3, Sep. 1991, pp. 512-517□□.
Mizuno et al, “Clock Distribution Networks with On-Chip Transmission Lines”, IEEE International Conference, Jun. 5-7, 2000, pp. 3-5.
Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, Nov. 1999, pp. 420-424.
Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 4 pages.
Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 6 pages.
Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367.
Davari et al., CMOS Scaling for High Performance and Low Power—The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, Apr. 1995, pp. 595-606.
Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.
PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, Nov. 1999, pp. i-iv and 1-19.
Sato et al., A 5-Gbyte/s Data-Transfer Scheme With Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.
Blaquiere Yves
Fecteau Karl
Jin Zhong-Fang
Laurin Jean-Jacques
Savaria Yvon
Ghulamali Qutub
Norman Richard S.
Ogilvy Renault LLP
Patel Jay K.
LandOfFree
Methods, apparatus, and systems for reducing interference on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods, apparatus, and systems for reducing interference on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus, and systems for reducing interference on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4122737