Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Reexamination Certificate
2005-05-24
2005-05-24
Nguyen, Van Thu (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
C257S209000, C257S210000, C257S211000, C257S664000
Reexamination Certificate
active
06897497
ABSTRACT:
In a method of data transmission according to one embodiment of the invention, data transitions having the same clock dependence are separated in space. In one such method, signals of one set are transmitted on corresponding conductive paths in one direction, signals of another set are transmitted on corresponding conductive paths in the other direction, and adjacent conductive paths that each carry a signal of one set are separated by at least one conductive path that carries a signal of another set. In an apparatus according to one embodiment of the invention, the conductive paths are fabricated on a semiconductor substrate.
REFERENCES:
patent: 5101347 (1992-03-01), Balakrishnan et al.
patent: 5306967 (1994-04-01), Dow
patent: 5815031 (1998-09-01), Tan et al.
patent: 5886943 (1999-03-01), Sekiguchi et al.
patent: 5892981 (1999-04-01), Wiggers
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 5994946 (1999-11-01), Zhang
patent: 6008705 (1999-12-01), Ghoshal
patent: 6015300 (2000-01-01), Schmidt, Jr. et al.
patent: 6081146 (2000-06-01), Shiochi et al.
patent: 6110221 (2000-08-01), Pai et al.
patent: 6114890 (2000-09-01), Okajima et al.
patent: 6184702 (2001-02-01), Takahashi et al.
patent: 6414542 (2002-07-01), Lin et al.
Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, Nov. 1999, pp. 420-424.
Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 4 pages.
Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 6 pages.
Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367.
Davari et al., CMOS Scaling for High Performance and Low Power—The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, Apr. 1995, pp. 595-606.
Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.
PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, Nov. 1999, pp. i-iv and 1-19.
Sato et al., A 5-Gbyte/s Data-Transfer Scheme With Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.
Jin Zhong-Fang
Laurin Jean-Jacques
Savaria Yvon
(Ogilvy Renault)
Hyperchip Inc.
Menz Douglas
Nguyen Van Thu
LandOfFree
Methods, apparatus, and systems for reducing interference on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods, apparatus, and systems for reducing interference on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus, and systems for reducing interference on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3399477