Methods, apparatus and computer program products for synthesizin

Details Methods, apparatus and computer program products for synthesizin Methods, apparatus and computer program products for synthesizin

1996-06-24

1998-08-18

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364483, G06F 1750

Patent

active

057966389

ABSTRACT:
A method, apparatus and computer program product for synthesizing and correcting ESD and EOS ground rules faults in integrated circuits generates a representation of a first functional circuit element (e.g., logic gate) connected to a representation of a first input/output (I/O) pad, via a representation of a first electrical path, and generates a representation of a first ESD circuit element connected to the representation of the first input/output pad via a representation of a second electrical path which may overlap a portion of the first electrical path. First and second sheet resistances (or quantities related thereto) of the first and second electrical paths, respectively, are determined and a length and/or width of the representation of at least one of the first and second electrical paths is adjusted if the first sheet resistance is greater than the second sheet resistance, so that the first sheet resistance is less than the second sheet resistance. Corners in representations of adjacent power rails are also detected, where these representations have opposing edges separated by a minimum rail spacing, and a position of at least one of the power rails relative to the other is adjusted so that the opposing edges are separated by a spacing which is no less than about two times the minimum rail spacing.

REFERENCES:
patent: 4692781 (1987-09-01), Rountree et al.
patent: 4825107 (1989-04-01), Naganuma et al.
patent: 4893168 (1990-01-01), Takahashi et al.
patent: 4952994 (1990-08-01), Lin
patent: 5051860 (1991-09-01), Lee et al.
patent: 5166089 (1992-11-01), Chen et al.
patent: 5229635 (1993-07-01), Bessolo et al.
patent: 5237395 (1993-08-01), Lee
patent: 5270565 (1993-12-01), Lee et al.
patent: 5290724 (1994-03-01), Leach
patent: 5404041 (1995-04-01), Diaz et al.
patent: 5450267 (1995-09-01), Diaz et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5468667 (1995-11-01), Diaz et al.
patent: 5616943 (1997-04-01), Nguyen et al.
patent: 5631793 (1997-05-01), Ker et al.
patent: 5648910 (1997-07-01), Ito
patent: 5689432 (1997-11-01), Blaauw et al.
patent: 5691910 (1997-11-01), Thodiyil
Soohoo et al., "ESD Protective I/O Serpentine Block Design," IEEE, 1991, pp. 261-262.
Lowther et al., "Fast, Quan-3D Modeling of Base Resistance for Circuit Simulation," IEEE, 1991, pp. 518-526.

Affiliated with

Also associated with

Rating

Methods, apparatus and computer program products for synthesizin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods, apparatus and computer program products for synthesizin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus and computer program products for synthesizin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1121337