Electrical computers and digital processing systems: processing – Architecture based instruction processing – Stack based computer
Patent
1998-02-17
1999-10-26
Treat, William M.
Electrical computers and digital processing systems: processing
Architecture based instruction processing
Stack based computer
712217, G06F 1202
Patent
active
059745312
ABSTRACT:
Methods and systems are disclosed for exploring instruction-level parallelism in superscalar processors by renaming stack entries. In a first embodiment, the stack renaming is implemented in a parallel structure that renames the instructions in parallel. In a second embodiment, the stack renaming is implemented in a serial structure that renames the instructions serially. In a third embodiment, the stack renaming is implemented in a combined parallel-serial structure that renames the instruction partially in parallel and partially in series.
REFERENCES:
patent: 3737871 (1973-06-01), Katzman
patent: 4587632 (1986-05-01), Ditzel
patent: 4704679 (1987-11-01), Hassler et al.
patent: 5142635 (1992-08-01), Saini
patent: 5319757 (1994-06-01), Moore et al.
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5613151 (1997-03-01), Dockser
patent: 5737625 (1998-04-01), Jaggar
patent: 5838940 (1998-11-01), Savkar et al.
patent: 5852726 (1998-12-01), Lin et al.
Ma Ruey-Liang
Shang Shi-Sheng
Wang Dze-Chaung
Industrial Technology Research Institute
Treat William M.
LandOfFree
Methods and systems of stack renaming for superscalar stack-base does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems of stack renaming for superscalar stack-base, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems of stack renaming for superscalar stack-base will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776372