Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2006-08-08
2006-08-08
Bella, Matthew C. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S418000, C345S419000
Reexamination Certificate
active
07088368
ABSTRACT:
Methods and systems for enabling components of a computer graphics rasterization pipeline to be arbitrarily ordered are described. Various embodiments can permit a programmer to specify the order that the individual components of the rasterization pipeline are to be employed to process pixel or texel data. Various embodiments can also allow the temporary result of previous stages to be used in later stages for blending.
REFERENCES:
patent: 6184891 (2001-02-01), Blinn
patent: 6384824 (2002-05-01), Morgan et al.
patent: 6417858 (2002-07-01), Bosch et al.
patent: 6456285 (2002-09-01), Hayhurst
patent: 6466223 (2002-10-01), Dorbie et al.
patent: 6532009 (2003-03-01), Fox et al.
patent: 6636214 (2003-10-01), Leather et al.
Yamachi, Hidemi et al., “A Technique for Object and Collision Detection by Z-buffer,” Information Processing Society, vol. 43, No. 6, Jun. 2002, pp 1899-1909.
White, Martin et al., “The Tayra 3-D Graphics Raster Processor,” Comput. & Graphics, vol. 21, No. 2, pp. 129-142, 1997.
Chen, Cheng-Hsien et al., “Reduce the Memory Bandwidth of 3D Graphics Hardware with a Novel Rasterizer,” Journal of Circuits, Systems, and Computers, vol. 11, No. 4 (2002) pp. 377-391.
Bresenham, Jack, “Teaching the graphics processing pipeline: cosmetic and geometric attribute implications,” Computers & Graphics 25 (2001), pp 343-349.
Doctor, Louis et al., “Using raster scan in color graphics,” Raster Technologies, Mini-Micro Systems, Dec. 1981, pp. 102-107.
Whitted, T., “Hardware Enhanced 3-D Raster Display System,” CMCCS '81—ACCHO '81, pp 349-356.
Fuchs, H. et al., “Pixel-Planes: A VLSI-Oriented Design for 3-D Raster Graphics,” CMCCS '81—ACCHO '81, pp 343-347.
Parke, Frederic I., “Simulation and Expected Performance Analysis of Multiple Processor Z-Buffer Systems,” Computer Engineering, Case Institute of Technology, pp 48-56.
Bella Matthew C.
Lee & Hayes PLLC
Microsoft Corporation
Nguyen Hau
LandOfFree
Methods and systems for rendering computer graphics does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for rendering computer graphics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for rendering computer graphics will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3662378