Methods and systems for memory devices

Details Methods and systems for memory devices Methods and systems for memory devices

2006-12-15

2010-06-29

Le, Vu A (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185310, C365S185090

Reexamination Certificate

active

07746706

ABSTRACT:
One embodiment of the invention relates to a method for accessing a memory cell. In this method, at least one bit of the memory cell is erased. After erasing the at least one bit, a soft program operation is performed to bias the memory cell thereby improving the reliability of data stored in the memory cell.Other methods and systems are also disclosed.

REFERENCES:
patent: 5576992 (1996-11-01), Mehrad
patent: 5912845 (1999-06-01), Chen et al.
patent: 6496417 (2002-12-01), Shiau et al.
patent: 6894925 (2005-05-01), Park et al.
patent: 7099204 (2006-08-01), Wadhwa et al.
patent: 7120063 (2006-10-01), Liu et al.
patent: 2002/0008996 (2002-01-01), Hirano
patent: 2003/0218913 (2003-11-01), Le et al.
patent: 2004/0184320 (2004-09-01), Yang et al.
patent: 2008/0117684 (2008-05-01), Hemink
patent: WO 98/10424 (1998-03-01), None
patent: WO 01/24267 (2001-04-01), None
PCT International Search Report dated Apr. 22, 2008 issued to PCT No. PCT/US2007/086647.

Affiliated with

Also associated with

Rating

Methods and systems for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4198877