Methods and systems for high write performance in multi-bit...

Details Methods and systems for high write performance in multi-bit... Methods and systems for high write performance in multi-bit...

2007-04-17

2007-04-17

Nguyen, Tuan T. (Department: 2824)

Static information storage and retrieval

Floating gate

Multiple values

C365S230030, C365S230060

Reexamination Certificate

active

11037477

ABSTRACT:
Methods and circuits for performing high speed write (programming) operations in a dual-bit flash memory array. The method includes, for example, erasing a first and second bit of each cell in the array to a first state, programming the first bit of each cell in the array to a second state, and subsequently programming the second bit of one or more cells in the array to one of the first and second state according to the user's data, resulting in fast write (programming) of those second bits. In addition, the circuit includes, for example, a core cell array having dual-bit flash memory cells configured into a plurality of array portions. The circuit further includes a control circuit configured to selectively block erase one of the array portions, wherein in a first phase of the block erase both first and second bit locations of each dual-bit flash memory cell in the one array portion have sufficient charge removed therefrom to achieve a first state. The control circuit is further configured to, in a second phase of the block erase, supply charge to the first bit location of each dual-bit flash memory cell of the one array portion to enable subsequently fast-write of user's data to the second bit location.

REFERENCES:
patent: 5717635 (1998-02-01), Akatsu
patent: 6331951 (2001-12-01), Bautista, Jr. et al.
patent: 6381670 (2002-04-01), Lee et al.
patent: 6636439 (2003-10-01), Ogura et al.
patent: 6683810 (2004-01-01), Sakamoto
patent: 6686632 (2004-02-01), Ogura et al.
patent: 6778445 (2004-08-01), Ooishi et al.
patent: 7054193 (2006-05-01), Wong
patent: 7120063 (2006-10-01), Liu et al.
patent: 2004/0027858 (2004-02-01), Takahashi et al.
International Search Report, Int'l Application No. PCT/US2005/004552, Int'l Filing Date Feb. 11, 2005, 2 pgs.

Affiliated with

Also associated with

Rating

Methods and systems for high write performance in multi-bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for high write performance in multi-bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for high write performance in multi-bit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3723500