Methods and systems for electronic component test time...

Details Methods and systems for electronic component test time... Methods and systems for electronic component test time...

2007-11-20

2007-11-20

Mis, David (Department: 2817)

Oscillators

Combined with particular output coupling network

C327S142000

Reexamination Certificate

active

11291643

ABSTRACT:
A timer circuit that has a normal mode and a test mode is disclosed. The test mode includes a power-up phase and a power-down phase. The timer circuit includes an oscillator and a first timer circuit portion coupled to the oscillator. The first timer circuit portion includes an input and an output. An output signal that confirms either the satisfactory or unsatisfactory operation of the first timer circuit portion is taken from the output associated with the first timer circuit portion in the power-up phase. The timer circuit further includes a second timer circuit portion coupled to the first timer circuit portion and the oscillator. The second timer circuit portion also includes an input and an output. An output signal that confirms either the satisfactory or unsatisfactory operation of the second timer circuit portion is taken from the output associated with the second timer circuit portion in the power-down phase.

REFERENCES:
patent: 6873215 (2005-03-01), Devries et al.

Affiliated with

Also associated with

Rating

Methods and systems for electronic component test time... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for electronic component test time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for electronic component test time... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3831637