Methods and devices for synchronizing the timing of logic...

Details Methods and devices for synchronizing the timing of logic... Methods and devices for synchronizing the timing of logic...

2003-03-17

2008-12-23

Pham, Chi H (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C375S357000

Reexamination Certificate

active

07468991

ABSTRACT:
Synchronous timing techniques provide redundant reference frequencies to enable a packet switching system to continuously generate one or more master clock frequencies when an original reference frequency is lost or unavailable.

REFERENCES:
patent: 3992679 (1976-11-01), Isono
patent: 4725786 (1988-02-01), Papaieck
patent: 5077734 (1991-12-01), Ohtsuka
patent: 5654815 (1997-08-01), Bunse
patent: 6151367 (2000-11-01), Lim
patent: 6476652 (2002-11-01), Lee et al.
patent: 6747998 (2004-06-01), Enari
patent: 6760346 (2004-07-01), Suemura et al.

Affiliated with

Also associated with

Rating

Methods and devices for synchronizing the timing of logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and devices for synchronizing the timing of logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and devices for synchronizing the timing of logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4021401