Methods and circuit for suppressing transients in an output...

Details Methods and circuit for suppressing transients in an output... Methods and circuit for suppressing transients in an output...

2006-06-27

2006-06-27

Barnie, Rexford (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C341S145000

Reexamination Certificate

active

07068200

ABSTRACT:
A driver circuit with power-down transient suppression includes an amplifier for driving a load coupled to an output of the amplifier, a ramp-down voltage generator having a capacitor and a resistor for generating a ramp-down voltage during power-down of the amplifier, and a differential transistor pair responsive to the ramp-down voltage for pulling-down current at the output of the amplifier during power-down of the amplifier.

REFERENCES:
patent: 3918004 (1975-11-01), Shimizu et al.
patent: 5965958 (1999-10-01), Harwood
patent: 6281821 (2001-08-01), Rhode et al.
patent: 6462889 (2002-10-01), Jackson
patent: 6492928 (2002-12-01), Rhode et al.
patent: 6498530 (2002-12-01), Tang
patent: 6522278 (2003-02-01), Rhode et al.
patent: 6600365 (2003-07-01), Frith
patent: 6775387 (2004-08-01), Mavencamp et al.

Affiliated with

Also associated with

Rating

Methods and circuit for suppressing transients in an output... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and circuit for suppressing transients in an output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuit for suppressing transients in an output... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3705614