Methods and apparatuses for thread management of...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07398521

ABSTRACT:
Methods and apparatuses for thread management for multi-threading are described herein. In one embodiment, exemplary process includes selecting, during a compilation of code having one or more threads executable in a data processing system, a current thread having a most bottom order, determining resources allocated to one or more child threads spawned from the current thread, and allocating resources for the current thread in consideration of the resources allocated to the current thread's one or more child threads to avoid resource conflicts between the current thread and its one or more child threads. Other methods and apparatuses are also described.

REFERENCES:
patent: 6233599 (2001-05-01), Nation et al.
patent: 6363410 (2002-03-01), Kanamori et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 7036124 (2006-04-01), Patterson
patent: 2004/0194094 (2004-09-01), Qui et al.
patent: 2005/0071841 (2005-03-01), Hoflehner et al.
PCT Search Report, International Application No. PCT/US2004/032075, Filing date Sep. 29, 2004, mailed Jan. 10, 2005 (6 pages).
PCT Written Opinion, International Application No. PCT/US2004/032075, Filing date Sep. 29, 2004, mailed Jan. 10, 2005 (7 pages).
Mulder, J. M., “Inter: An Inexpensive Inter-Procedural Register Allocator” Microprocessing and Microprogramming, Elsevier Science Publishers, BV, Amsterdam, NL, vol. 27, No. 1/5, Aug. 1989, pp. 95-100.
Steenkiste, Peter A. et al., “A Simple Interprocedural Register Allocation Algorithm and Its Effectiveness for LISP”, ACM Transactions on Programming Languages and Systems, New York, NY, vol. 11, No. 1, Jan. 1989, pp. 1-32.
Luk, Chi-Keung, “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors”, Proceedings of the 28thInternational Symposium on Computer Architecture, (ISCA, Jun. 2001) Goteborg, Sweden, IEEE, pp. 40-51.
Kim, Dongkeun et al., “Design and Evaluation of Compiler Algorithms for Pre-Execution” Proceedings of the 10thInternational Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002, San Jose, CA, USA, pp. 159-170.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatuses for thread management of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatuses for thread management of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for thread management of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3968155

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.