Image analysis – Image compression or coding – Parallel coding architecture
Reexamination Certificate
2010-06-02
2011-12-06
Ge, Yuzhen (Department: 2624)
Image analysis
Image compression or coding
Parallel coding architecture
Reexamination Certificate
active
08073272
ABSTRACT:
Techniques for performing the processing of blocks of video in multiple stages. Each stage is executed for blocks of data in the frame that need to go through that stage, based on the coding type, before moving to the next stage. This order of execution allows blocks of data to be processed in a nonsequential order, unless the blocks need to go through the same processing stages. Multiple processing elements (PEs) operating in SIMD mode executing the same task and operating on different blocks of data may be utilized, avoiding idle times for the PEs. In another aspect, inverse scan and dequantization operations for blocks of data are merged in a single procedure operating on multiple PEs operating in SIMD mode. This procedure makes efficient use of the multiple PEs and speeds up processing by combining two operations, inverse scan (reordering) and dequantization, which load the execution units differently. The reordering loads mainly the load and store units of the PEs, while the dequantization loads mainly other units. By combining the inverse scan and dequantization in an efficient VLIW packing performance, processing gain is achieved.
REFERENCES:
patent: 5457779 (1995-10-01), Harrell
patent: 5784076 (1998-07-01), Crump et al.
patent: 5805914 (1998-09-01), Wise et al.
patent: 6148109 (2000-11-01), Boon et al.
patent: 6288723 (2001-09-01), Huff et al.
patent: 6490607 (2002-12-01), Oberman
patent: 6507614 (2003-01-01), Li
patent: 6573846 (2003-06-01), Trivedi et al.
patent: 6671708 (2003-12-01), Kuromaru et al.
patent: 6754687 (2004-06-01), Kurak et al.
patent: 6785337 (2004-08-01), Okawahara et al.
patent: 6907438 (2005-06-01), Horton et al.
patent: 6987811 (2006-01-01), Tanaka et al.
patent: 7151800 (2006-12-01), Luna et al.
patent: 2003/0185306 (2003-10-01), MacInnis et al.
Kuroda, I.; Nishitani, T.; “Multimedia Processors”, Proceeding of the IEEE, vol. 86, No. 6, Jun. 1998 pp. 1203-1221.
Jacobs Marco
Kurak, Jr. Charles W.
Petrescu Doina
Searles Dan
Stern Trampas
Altera Corporation
Ge Yuzhen
Priest & Golstein PLLC
LandOfFree
Methods and apparatus for video decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for video decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for video decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4308524