Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-01-31
2010-11-30
Nguyen, Tuan T (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185160, C365S185200, C711S170000, C711S172000, C710S008000, C710S010000
Reexamination Certificate
active
07843729
ABSTRACT:
Methods, apparatus, and systems for memories that include a data array and a configuration array adapted to store configuration information for configuring the data array, are disclosed. The data array and the configuration array include a plurality of wordlines and a plurality of bitlines. The plurality of wordlines in the data array extend in the same direction as the plurality of wordlines in the configuration array. Likewise, the plurality of bitlines in the data array extend in the same direction as the plurality of bitlines in the configuration array. The configuration array may include a wordline driver layout, a bitline driver layout, relative positions of zia contact regions, a diode sensing orientation, a sense amplifier layout, a voltage regulator layout, and a layout of conductors proximate to the array that are each substantially similar to corresponding elements of the data array. Numerous other aspects are disclosed.
REFERENCES:
patent: 5737766 (1998-04-01), Tan
patent: 6504753 (2003-01-01), Scheuerlein et al.
patent: 6687146 (2004-02-01), Kurjanowicz et al.
patent: 7697329 (2010-04-01), Thorp et al.
patent: 2008/0184005 (2008-07-01), Thorp et al.
patent: 2008/0184057 (2008-07-01), Thorp et al.
patent: 2008/0184065 (2008-07-01), Thorp et al.
May 5, 2009 Reply to Office Action of related U.S. Appl. No. 11/669,923 mailed Feb. 5, 2009.
Notice of Non-Compliant Amendment of related U.S. Appl. No. 11/669,923 mailed Jun. 11, 2003.
Jul. 10, 2009 Response to Notice of Non-Compliant Amendment of related U.S. Appl. No. 11,669,923 mailed Jun. 11, 2009.
Notice of Allowance of related U.S. Appl. 11/669,923 mailed Nov. 30, 2009.
Johnson et al., “512-Mb PROM With a Three-Dimensional Array of Diode/Antifuse Memory Cells”, Nov. 2003, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, pp. 1920-1928.
Office Action of U.S. Appl. No. 11/669,923 mailed Feb. 5, 2009.
Jul. 10, 2009 Reply to Office Action of U.S. Appl. No. 11/669,923 mailed Feb. 5, 2009.
Haukness Brent
Thorp Tyler
Dugan & Dugan PC
Le Toan
Nguyen Tuan T
SanDisk 3D LLC
LandOfFree
Methods and apparatus for using a configuration array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for using a configuration array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for using a configuration array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4244229