Methods and apparatus for thermal management of an...

Data processing: measuring – calibrating – or testing – Measurement system – Temperature measuring system

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

10821822

ABSTRACT:
An integrated, on-chip thermal management system providing closed-loop temperature control of an IC device and methods of performing thermal management of an IC device. The thermal management system comprises a temperature detection element, a power modulation element, a control element, and a visibility element. The temperature detection element includes a temperature sensor for detecting die temperature. The power modulation element may reduce the power consumption of an IC device by directly lowering the power consumption of the IC device, by limiting the speed at which the IC device executes instructions, by limiting the number of instructions executed by the IC device, or by a combination of these techniques. The control element allows for control over the behavior of the thermal management system, and the visibility element allows external devices to monitor the status of the thermal management system.

REFERENCES:
patent: 4442972 (1984-04-01), Sahay et al.
patent: 4488824 (1984-12-01), Salem
patent: 4591855 (1986-05-01), Blackburn
patent: 4779161 (1988-10-01), DeShazo, Jr.
patent: 4787007 (1988-11-01), Matsumura et al.
patent: H562 (1988-12-01), Trachier et al.
patent: 4789819 (1988-12-01), Nelson
patent: 4799176 (1989-01-01), Cacciatore
patent: 4807144 (1989-02-01), Joehlin et al.
patent: RE32960 (1989-06-01), Levine
patent: 4903106 (1990-02-01), Fukunaga et al.
patent: 4924112 (1990-05-01), Anderson et al.
patent: 4935864 (1990-06-01), Schmidt et al.
patent: 5008771 (1991-04-01), Palara
patent: 5025248 (1991-06-01), Bergeron
patent: 5064296 (1991-11-01), Huijsing et al.
patent: 5077491 (1991-12-01), Heck et al.
patent: 5085526 (1992-02-01), Sawtell et al.
patent: 5087870 (1992-02-01), Salesky et al.
patent: 5105366 (1992-04-01), Beckey
patent: 5149199 (1992-09-01), Kinoshita et al.
patent: 5170344 (1992-12-01), Berton et al.
patent: 5189314 (1993-02-01), Georgiou et al.
patent: 5195827 (1993-03-01), Audy et al.
patent: 5253938 (1993-10-01), Stixrud
patent: 5255149 (1993-10-01), Matsuo
patent: 5256914 (1993-10-01), Booner
patent: 5283631 (1994-02-01), Koerner et al.
patent: 5287292 (1994-02-01), Kenny et al.
patent: 5291607 (1994-03-01), Ristic et al.
patent: 5325286 (1994-06-01), Weng et al.
patent: 5359234 (1994-10-01), Atriss et al.
patent: 5359236 (1994-10-01), Giordano et al.
patent: RE34789 (1994-11-01), Fraden
patent: 5422832 (1995-06-01), Moyal
patent: 5440305 (1995-08-01), Signore et al.
patent: 5453682 (1995-09-01), Hinrichs et al.
patent: 5560017 (1996-09-01), Barret et al.
patent: 5586270 (1996-12-01), Rotier et al.
patent: 5675297 (1997-10-01), Gose et al.
patent: 5713030 (1998-01-01), Evoy
patent: 5838578 (1998-11-01), Pippen
patent: 6101516 (2000-08-01), Wolrich et al.
patent: 6137329 (2000-10-01), Kardash
patent: 6172611 (2001-01-01), Hussain et al.
patent: 6336593 (2002-01-01), Bhatnagar
patent: 0523736 (1993-01-01), None
Chan Shu-Park ‘section I, Circuits’ The electrical Engineering handbook, Ed. Richard C. Dorf, Boca raton: CRC Press LLC, 2000, p. 1.
Shu-Yuan Chin et al., “A New Type of Curvature-Compensated CMOS Bandgap Voltage References”,VLSITSA, 1991, 6 pages, IEEE Catalog No. 91TH0368-1, ISBN 0-7803-0035-X.
Marco Ferro et al., “A Floating CMOS Bandgap Voltage Reference for Differential Applications”,IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, p. 690-697, ISSN 0018-9200.
O. Salminen et al., “The Higher Order Temperature Compensation of Bandgap Voltage References”,IEEE International Symposium on Circuits and Systems, vol. 3, San Diego, California, May 10-13, 1992, p. 1388-1391.
Hector Sanchez et al., “Thermal Management System for High Performance POWERPC Microprocessors”,IEEE CompCon 97, San Jose, California, Feb. 23-26, 1997, p. 325-330, IEEE Computer Society Press, Los Alamitos, California.
Phillip E. Allen et al., “CMOS Analog Circuit Design”, 1987, p. 529-551, ISBN 0-03-006587-9, Holt, Rinehart and Winston, New York, New York.
Analog Devices, Inc. brochure, “Low Power, Programmable Temperature Controller: TMP01”, Rev. C., 1995, p. 1-16.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatus for thermal management of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for thermal management of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for thermal management of an... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3825827

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.