Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1996-11-19
1999-11-16
Moise, Emmanuel L.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708300, 708319, G06F 738, G06F 1710
Patent
active
059874872
ABSTRACT:
Methods and apparatus for the processing of digital signals having high speed and low power dissipation. The apparatus uses Residue Number Systems (RNSs) to represent the signals and/or parameters, with each digit within an RNS system being encoded in a "one-hot" encoding scheme wherein each possible value of a digit has an associated single line, one and only one of which will be high at any one time. The combination of an RNS system with the one-hot scheme results in low signal activity and low loading of signal lines which in turn result in low power. Methods and apparatus for addition, subtraction, multiplication and other operations, and conversion from and to natural numbers. The speed advantage offered by other RNS-based architectures is retained.
REFERENCES:
patent: 4107783 (1978-08-01), Huang
patent: 4598266 (1986-07-01), Bernardson
patent: 4816805 (1989-03-01), Vojir et al.
patent: 4862402 (1989-08-01), Shah et al.
patent: 4949294 (1990-08-01), Wambergue
patent: 5008668 (1991-04-01), Takayama et al.
patent: 5050120 (1991-09-01), Houk
patent: 5077793 (1991-12-01), Falk et al.
patent: 5107451 (1992-04-01), Houk
patent: 5117383 (1992-05-01), Fujita et al.
patent: 5187420 (1993-02-01), Eddy et al.
patent: 5313412 (1994-05-01), Nukui
patent: 5361221 (1994-11-01), Fujita
Oh and Garcia, "Implementation of a Parallel DFE Using Residue Number System", IEEE International Conference on Acoustics, Speech and Signal Processing, Adelaide, SA, Australia, Apr., 1994, pp. III/237-240.
Chren, Jr., "Low Delay Power Product CMOS Design Using One-Hot Residue Coding", Proceedings 1995 International Symposium on Low Power Design, Dana Point, CA, USA, Apr., 1995, pp. 145-150.
Szabo and Tanaka, "Residue Arithmatic and Its Applications to Computer Technology", McGraw-Hill, NY, NY, USA, 1967 pp. 39-56.
LaMacchia and Redinbo, "RNS Digital Filtering Structures for Wafer-Scale Integration", IEEE Journal on Selected Areas in Communication, vol. SAC-4, No. 1, Jan. 1986, NY, USA, pp. 67-80.
Blakely, Jr. Roger W.
Cirrus Logic Inc.
Moise Emmanuel L.
Shifrin Dan A.
LandOfFree
Methods and apparatus for the processing of digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for the processing of digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for the processing of digital signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1337721