Coded data generation or conversion – Digital code to digital code converters – Serial to parallel
Patent
1995-10-23
1998-02-24
Young, Brian K.
Coded data generation or conversion
Digital code to digital code converters
Serial to parallel
341101, H03M 136, H03M 176
Patent
active
057215456
ABSTRACT:
A serial-to-parallel (S/P) converter includes a tree of S/P cells. The tree level 1 includes one cell with two or more latches. The inputs of the latches are connected to the serial data input of the converter. The output of each latch is connected to the input of another multi-latch cell of level 2. The output of each latch of level 2 is connected to the input of a cell of level 3, and so on. In each cell, each latch latches respective bits from the cell input. Different latches latch different bits so that the cell converts the serial data on the cell input to parallel data on the outputs of the cell's latches. The serial data stream on the output of a latch of a tree level other than the highest level is converted to parallel data by higher-level cells. Latches of higher levels are clocked at lower frequencies than latches of lower levels. In some embodiments, latches of levels 3 and higher can be made slower than latches of level 1 without reducing the converter's input frequency. Hence, the peak transient current and power consumption are reduced. Similar P/S converters are also provided.
REFERENCES:
patent: 3656011 (1972-04-01), Weinberg
patent: 3660697 (1972-05-01), Berglund et al.
patent: 3885167 (1975-05-01), Berglund
patent: 4009468 (1977-02-01), Calcagno et al.
patent: 4099197 (1978-07-01), Ibrahim et al.
patent: 4213120 (1980-07-01), Buchanan
patent: 4347587 (1982-08-01), Rao
patent: 4636986 (1987-01-01), Pinkham
patent: 4731594 (1988-03-01), Kumar
patent: 4799040 (1989-01-01), Yanagi
patent: 5101203 (1992-03-01), Gersbach et al.
patent: 5218363 (1993-06-01), LeCroy, Jr. et al.
patent: 5243599 (1993-09-01), Barreh et al.
patent: 5319369 (1994-06-01), Majos et al.
Wakerly, "Digital Design: Principles & Practices" (2d. Ed. 1994) pp. 64, 606-608.
Weste et al., "Principles of CMOS VSLI Design: A Systems Perspective" (2d. Ed. 1993) pp. 7-11, 19-20, 318-322.
Miyauchi et al., 100-MHz Serial Access Architecture for 4-Mb Field Memory, IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 555-559.
Siemens AG, ICs for Entertainment Electronics, 868352-Bit Dynamic Sequential Access Memory TV-SAM, SDA 9251X, Data Sheet 07.91.
Siemens AG Memory Products Division, HDTV-SAM 313 344 .times. 9 / 460 800 .times. 9 Bit Configurable Field Memory, Preliminary Draft Jun. 1992.
Hitachi, HM53051P Data Sheet, pp. 330-339, (no date given).
Hitachi, HM534251 Series Data Sheet, pp. 444-463, (no date given).
Micron Semiconductor, Inc., MT4364257A/8A 265 .times. 4 Triple-Port DRAM Data Sheet, Jun. 1994, pp. 4-1 to 4-46.
Bursky, "Trehportovoe Dinamicheskoe ZUPV, Povyshaiyschee Skorost Peredachi Dannyh." Russian translation of article by Dave Bursky, Triple-Port Dynamic RAM Accelerates Data Movement, ED, 1990, No. 10, pp. 37, 38, 42, 43.
Boonstra, et al., "Analog Functions Fit Neatly onto Charge Transport Chips", Electronics, Feb. 28, 1972, pp. 64-71.
Electronics, Special Report, vol. 45, No. 5, Feb. 28, 1972, pp. 3, 62-77.
Jean-Pierre Peguy
Shenker Michael
Young Brian K.
LandOfFree
Methods and apparatus for serial-to-parallel and parallel-to-ser does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for serial-to-parallel and parallel-to-ser, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for serial-to-parallel and parallel-to-ser will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1877484