Patent
1995-08-31
1997-09-30
Beausoliel, Jr., Robert W.
G06F 1100, G06F 1130
Patent
active
056733895
ABSTRACT:
Systems which progress through a series of states or program steps, such as software controlled computers, are monitored by means of a watchdog timer which samples at least two check bits generated by a system being monitored with the check bits being generated such that only one can change its logic state between valid samples of the check bits. The monitored system is reset if a fault within the system results in an error in the normal sequence through the series of states or program steps such that more than one of the check bits changes from sample to sample. In addition, if the sequence becomes static such that no bits change within the check bits from sample to sample, a time-out will occur which also resets the monitored system. Preferably, the check bits are generated in accordance with Gray code.
REFERENCES:
patent: 4553200 (1985-11-01), Sibley
patent: 4956807 (1990-09-01), Hosaka et al.
patent: 5014190 (1991-05-01), Johnson
patent: 5073853 (1991-12-01), Johnson
patent: 5287862 (1994-02-01), Liencres
patent: 5341497 (1994-08-01), Younger
Amin Viral Ashokkumar
Weber Charles Francis
Abolins Peter
Beausoliel, Jr. Robert W.
Ford Motor Company
May Roger L.
Vales Phillip Francis
LandOfFree
Methods and apparatus for resetting a monitored system using a g does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for resetting a monitored system using a g, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for resetting a monitored system using a g will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2263464