Methods and apparatus for reducing power consumption in a...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S323000

Reexamination Certificate

active

11318228

ABSTRACT:
Methods and apparatus provide for: producing a control signal at a first substantially steady state logic level indicative of a sleep mode, and at a second substantially steady state logic level indicative of a normal mode; producing a gate signal that is at a substantially steady state null level when the control signal is at the first logic level, and that oscillates at a local clock frequency when the control signal is at the second logic level; producing a local clock signal from a system clock signal as a function of the gate signal; and interposing at least one signal propagation latch circuit between an origin of the control signal and the location at which the gate signal is produced.

REFERENCES:
patent: 6259291 (2001-07-01), Huang

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatus for reducing power consumption in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for reducing power consumption in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for reducing power consumption in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3818511

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.