Methods and apparatus for providing multiple pending operations

Details Methods and apparatus for providing multiple pending operations Methods and apparatus for providing multiple pending operations

1994-04-13

1994-12-27

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 36424341, 36424345, 3642281, G06F 1208

Patent

active

053773454

ABSTRACT:
Apparatus and methods for a cache controller preserving cache consistency and providing multiple outstanding operations in a cache memory structure supporting a high performance central processor unit (CPU). An external cache array is coupled to both the CPU and a cache controller (CC), and is subblocked to reduce miss rate. The CC is coupled via a high speed bus to a main memory. A cache directory in the CC tracks usage of the external cache, and is organized to support a choice of bus protocols for buses intercoupling the CC to the main memory. The cache directory consists of tag entries, each tag entry having an address field and multiple status bit fields, one status bit field for each subblock. The status bit fields, in addition to shared-, owner-, and valid-bits, have a pending-bit which, when set, indicates a pending uncompleted outstanding operation on a subblock, and will prevent the CPU from overwriting the corresponding subblock. Two block miss registers in the CPU aid in prefetching subsequent subblocks upon subblock miss. The block miss registers further identify operations known to be pending but not particularly identified by the set pending-bit. One block miss register identifies a miss upon read, whereas the other block miss register identifies a miss upon write. An I/O count register in the CC tracks the number of I/O write operations outstanding but not yet completed, and prevents saturation of the I/O bus and buffer space. All outstanding write operations may be tracked with a single register. The CC also supports a PEND signal sent from the CC to the CPU to inform the CPU there exist outstanding write operations, to maintain store ordering in a multiple processor environment.

REFERENCES:
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5018063 (1991-05-01), Liu
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5025366 (1991-06-01), Baror
patent: 5136700 (1992-08-01), Thacker
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5197146 (1993-03-01), LaFetra
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5228136 (1993-07-01), Shimizu et al.
patent: 5230070 (1993-07-01), Liu
Proceedings Second International Conference on Architectural Support for Programming Languages and Operations Systems (ASPLOS II), Oct. 5, 1987, Palo Alto, Calif., US pp. 72-81, Goodman 'Coherency for Multiprocessor Virtual Address Caches' p. 73, left column, line 16, p. 74, left column, line 15, FIG. 1, p. 77, FIG. 4.
ACM Transactions on Computer Systems vol. 7, No. 1, Feb. 1989, New York, US, pp. 78-117, Thompson et al. `Efficient (Stack) Algorithms for Analysis of Write-Back and Sector Memories`, p. 101, line 24, p. 102, line 9, FIG. 13.
Patent Abstracts of Japan, Morishima Kiyoshi, vol. 5, No. 17 (P-47) 31 Jan. 1981 & JP-A-55 146 682 (NEC Corp.) 15 Nov. 1980 p. 1 of 1.

Affiliated with

Also associated with

Rating

Methods and apparatus for providing multiple pending operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for providing multiple pending operations , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for providing multiple pending operations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-925691