Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2005-03-15
2005-03-15
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S229000
Reexamination Certificate
active
06868490
ABSTRACT:
The ManArray core indirect VLIW processor consists of an array controller sequence processor (SP) merged with a processing element (PE0) closely coupling the SP with the PE array and providing the capability to share execution units between the SP and PE0. Consequently, in the merged SP/PE0a single set of execution units are coupled with two independent register files. To make efficient use of the SP and PE resources, the ManArray architecture specifies a bit in the instruction format, the S/P-bit, to differentiate SP instructions from PE instructions. Multiple register contexts are obtained in the ManArray processor by controlling how the array S/P-bit in the ManArray instruction format is used in conjunction with a context switch bit (CSB) for the context selection of the PE register file or the SP register file. In arrays consisting of more than a single PE, the software controllable context switch mechanism is used to reconfigure the array to take advantage of the multiple context support the merged SP/PE provides. For example, a 1×1 can be configured as a 1×1 with context-0 and as a 1×0 with context-1, a 1×2 can be configured as a 1×2 with context-0 and as a 1×1 with context-1, and a 1×5 can be configured as a 1×5 with context-0 and as a 2×2 with context-1. Other array configurations are clearly possible using the present techniques. In the 1×5/2×2 case, the two contexts could be a 1×5 array (context-0) and a 2×2 array (context-1).
REFERENCES:
patent: 4763242 (1988-08-01), Lee et al.
patent: 5560028 (1996-09-01), Sachs et al.
patent: 5640582 (1997-06-01), Hays et al.
patent: 5652900 (1997-07-01), Yoshida
patent: 5710938 (1998-01-01), Dahl et al.
patent: 5890008 (1999-03-01), Panwar et al.
patent: 5900025 (1999-05-01), Sollars
patent: 5915123 (1999-06-01), Mirsky et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6170051 (2001-01-01), Dowling
patent: 6209085 (2001-03-01), Hammond et al.
Hamacher et al., “Computer Organization, 4th Edition,” 1996, pp. 7,112,113.
Barry Edwin F.
Pechanek Gerald G.
Strube David Carl
Chan Eddie
Huisman David J.
Priest & Goldstein PLLC
PTS Corporation
LandOfFree
Methods and apparatus for providing context switching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for providing context switching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for providing context switching... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3385999