Methods and apparatus for providing a booth multiplier

Details Methods and apparatus for providing a booth multiplier Methods and apparatus for providing a booth multiplier

2006-08-24

2010-11-23

Bullock, Jr., Lewis A (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S625000, C708S490000

Reexamination Certificate

active

07840629

ABSTRACT:
Methods and apparatus for converting a radix 2 multiplier to respective groups of radix 4 encoded bits representing numbers of the group consisting of −2, −1, 0, 1, 2, wherein the set of encoded bits includes: a first bit that is true when the associated number is 2, a second bit that is true when the associated number is −2, a third bit that is true when the associated number is either negative or zero, and a fourth bit that is true when the associated number has an absolute value of 1.

REFERENCES:
patent: 6301599 (2001-10-01), Chehrazi et al.
patent: 6622154 (2003-09-01), Hayashi et al.
patent: 6877022 (2005-04-01), Toyonoh et al.
patent: 7024445 (2006-04-01), Qi
patent: 7272624 (2007-09-01), Belluomini et al.
patent: 2003/0120694 (2003-06-01), Qi
patent: 2005/0144211 (2005-06-01), Simkins et al.
Ercegovac et al.; “Digital Arithmetic;” published 2004 by Elsevier Science (USA); pp. 139-151, 197-205.
Tadayoshi Enomoto; “CMOS VLSI Circuits;” published Oct. 30, 1996 by Baihu-kan; p. 161.

Affiliated with

Also associated with

Rating

Methods and apparatus for providing a booth multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for providing a booth multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for providing a booth multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4230468