Coded data generation or conversion – Digital code to digital code converters – To or from interleaved format
Reexamination Certificate
2008-06-13
2011-10-11
Lauture, Joseph (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from interleaved format
C455S081000
Reexamination Certificate
active
08035537
ABSTRACT:
Methods and apparatus are provided for programmable decoding of a plurality of code types. A method is provided for decoding data encoded using one of a plurality of code types, where each of the code types correspond to a communication standard. The code type associated with the data is identified and the data is allocated to a plurality of programmable parallel decoders. The programmable parallel decoders can be reconfigured to decode data encoded using each of the plurality of code types. A method is also provided for interleaving data among M parallel decoders using a communications network. An interleaver table is employed, wherein each entry in the interleaver table identifies one of the M parallel decoders as a target decoder and a target address of a communications network for interleaved data. Data is interleaved by writing the data to the target address of the communications network. The communications network can comprise, for example, a cross-bar switch and/or one or more first-in-first-out buffers.
REFERENCES:
patent: 5734962 (1998-03-01), Hladik et al.
patent: 6205187 (2001-03-01), Westfall
patent: 6674971 (2004-01-01), Boggess et al.
patent: 7616719 (2009-11-01), Narasimhan
patent: 2002/0029364 (2002-03-01), Edmonston et al.
Dielissen et al., “Multistandard FEC Decoders for Wireless Devices,” IEEE Transactions on Circuits and Systems, II: Express Briefs [Online], vol. 55, No. 3 (Mar. 3, 2008).
Anonymous, “SIMD Viterbi Decoder,” Internet Article [Online], http://freshmeat.net/projects/simd-vit, downloaded on Mar. 25, 2008.
Pryanishnikov et al., “Compiler Optimizations for Processors with SIMD Instructions,” Internet Article [Online] 2007, downloaded on Mar. 25, 2008, http://www3.interscience.wiley.com/cgi.
Viterbi, A.J., “An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes,” IEEE Journal on Selected AReas in Communications, vol. 16, No. 2, pp. 260-264 (Feb. 1998).
Bickerstaff et al., “A Unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless in 0.18 -μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, pp. 1555-1564 (Nov. 2002).
Berrou et al., “Near Shannon Limit Error—Correcting Coding and Decoding: Turbo Codes (1),” in Proc. IEEE Int. Conf. Commun., pp. 1064-1070 (1993).
Cavallaro et al., “Viturbo: A Reconfigurable Architecture for Viterbi and Turbo Decoding,” Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (2003).
Shin et al., “Programmable Turbo Decoder Supporting Multiple Third-Generation Wireless Standards,” IEEE Int. Solid-State Circuits Conf., pp. 154-155 (Feb. 2003).
“3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Evolved Universal Terrestrial Radio Access (E-UTRA); Multiplexing and Channel Coding (Release 8),” 3GPP TS 36.212, V8.1.0 (Nov. 2007).
Andreev Alexander
Gribok Sergey
Izyumin Oleg
Scepanovic Ranko
Vikhliantsev Igor
Lauture Joseph
LSI Corporation
Ryan & Mason & Lewis, LLP
LandOfFree
Methods and apparatus for programmable decoding of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for programmable decoding of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for programmable decoding of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4279522