Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-05-09
2006-05-09
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07043515
ABSTRACT:
Techniques are provided for performing modular arithmetic on a key composed of many bits. One circuit implementation includes a distributor, one or more lookup tables and a plurality of adders. The distributor segments the key into a plurality of partitions. Each partition is based on a polynomial expression corresponding to a fixed size key. Each of the bits contained within the partitions are routed on a partition basis to one or more lookup tables, the routed bits acting as indices into the one or more tables. The lookup tables store precomputed values based upon the polynomial expression. The outputted precomputed values from one or more lookup tables are outputted to the plurality of adders. The plurality of adders add the bits from a portion of the routed partitions and the outputted precomputed values from the one or more lookup tables to form the binary residue.
REFERENCES:
patent: 5724279 (1998-03-01), Benaloh et al.
patent: 5764554 (1998-06-01), Monier
patent: 5793659 (1998-08-01), Chen et al.
patent: 2003/0140077 (2003-07-01), Zaboronski et al.
Koc, K.C. et al., “A Fast Algorithm for Modular Reduction”, IEE Proceedings: Computers and Digital Techniques, 145(4):265-271, Jul. 1998.
Lim, Chae Hoon, et al., “Fast Modular Reduction with Precomputation”, Proc. of JW-ISC 1997, Oct. 1997. pp. 65-79.
Kwon, Ohsang, et al. “A 16-bit MAC Design Using Fast 5:2 Compressors” IEEE International Conference on Application-Specific Systems, Architectures, and Processors, (ASAP'00), Jul. 10-12, 2000 Boston. Massachusetts. p. 235.
Aichholzer, Oswin et al., “A Fast Method for Modulus Reduction and Scalling in Residue Number System”, IEEE Transactions on Computer, 38 (2) 1989 pp. 292-296.
ISIC Corporation
Malzahn D. H.
Priest & Goldstein PLLC
LandOfFree
Methods and apparatus for modular reduction circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for modular reduction circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for modular reduction circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629793