Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-04-18
2010-06-01
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S215000, C712S021000, C712S022000
Reexamination Certificate
active
07730280
ABSTRACT:
A control processor is used for fetching and distributing single instruction multiple data (SIMD) instructions to a plurality of processing elements (PEs). One of the SIMD instructions is a thread start (Tstart) instruction, which causes the control processor to pause its instruction fetching. A local PE instruction memory (PE Imem) is associated with each PE and contains local PE instructions for execution on the local PE. Local PE Imem fetch, decode, and execute logic are associated with each PE. Instruction path selection logic in each PE is used to select between control processor distributed instructions and local PE instructions fetched from the local PE Imem. Each PE is also initialized to receive control processor distributed instructions. In addition, local hold generation logic is associated with each PE. A PE receiving a Tstart instruction causes the instruction path selection logic to switch to fetch local PE Imem instructions.
REFERENCES:
patent: 5165023 (1992-11-01), Gifford
patent: 5475856 (1995-12-01), Kogge
patent: 5581778 (1996-12-01), Chin et al.
patent: 5606520 (1997-02-01), Gove et al.
patent: 5664214 (1997-09-01), Taylor et al.
patent: 5842031 (1998-11-01), Barker et al.
patent: 6622234 (2003-09-01), Pechanek et al.
patent: 7257696 (2007-08-01), Pechanek et al.
patent: 7320065 (2008-01-01), Gosior et al.
patent: 7506135 (2009-03-01), Mimar
patent: 2003/0093655 (2003-05-01), Gosior et al.
patent: 2003/0107751 (2003-06-01), Tanaka
patent: 2007/0250688 (2007-10-01), Kyou
patent: 2008/0133892 (2008-06-01), Pechanek et al.
Howard Jay Siegel, Thomas Schwederski, West Lafayette, Nathaniel J. Davis, West Lafayette, James T. Kuehn “PASM: a reconfigurable parallel system for image processing”, ACM, Jul. 1984.
H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller, Jr., H. E. Smalley, and S. D. Smith, “PASM: a partitionable SIMD/MIMD system for image processing and pattern recognition,” IEEE Trans. Computers, vol. C-30, Dec. 1981, pp. 934-947.
Howard Jay Siegel, John K. Antonio, Richard C. Metzger, Min Tan, Yan Alexander Li “Heterogeneous Computing”, ECE Technical Reports, Purdue Libraries, Dec. 1994.
Berg, T.B.; Siegel, H.J., “Instruction execution trade-offs for SIMD vs. MIMD vs. mixed mode parallelism,” Parallel Processing Symposium, 1991. Proceedings., Fifth International , vol., No., pp. 301-308, Apr. 30-May 2, 1991.
David Lee Tuomenoksa, Howard Jay Siegel “Task Scheduling on the {PASM} Parallel Processing System” IEEE-TSE 11(2):145-157, Feb. 1985.
Barry Edwin Franklin
Pechanek Gerald George
Stojancic Mihailo M.
Alrobaye Idriss N
Chan Eddie P
Heimlich Law, PC
Heimlich, Esq. Alan
Vicore Technologies, Inc.
LandOfFree
Methods and apparatus for independent processor node... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for independent processor node..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for independent processor node... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246331