Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2007-08-20
2011-10-11
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S116000
Reexamination Certificate
active
08037434
ABSTRACT:
Methods and apparatus are provided for implementing parameterizable processor cores and peripherals on a programmable chip. An input interface such as a wizard allows selection and parameterization of processor cores, peripherals, as well as other modules. The logic description for implementing the modules on a programmable chip can be dynamically generated, allowing extensive parameterization of various modules. Dynamic generation also allows the delivery of device driver logic onto a programmable chip. The logic description can include information for configuring a dynamically generated bus module to allow connectivity between the modules as well as connectivity with other on-chip and off-chip components. The logic description, possibly comprising HDL files, can then be automatically synthesized and provided to tools for downloading the logic description onto a programmable chip.
REFERENCES:
patent: 4814970 (1989-03-01), Barbagelata et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5867400 (1999-02-01), El-Ghoroury et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5883814 (1999-03-01), Luk et al.
patent: 5963454 (1999-10-01), Dockser et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6026226 (2000-02-01), Heile et al.
patent: 6049837 (2000-04-01), Youngman
patent: 6080201 (2000-06-01), Hojat et al.
patent: 6272451 (2001-08-01), Mason et al.
patent: 6345212 (2002-02-01), Nourse
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6453456 (2002-09-01), Price
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6473783 (2002-10-01), Goshey et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477697 (2002-11-01), Killian et al.
patent: 6574791 (2003-06-01), Gauthier et al.
patent: 6594711 (2003-07-01), Anderson et al.
patent: 6697948 (2004-02-01), Rabin et al.
patent: 6701515 (2004-03-01), Wilson et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6904527 (2005-06-01), Parlour et al.
patent: 6976239 (2005-12-01), Allen et al.
patent: 7103759 (2006-09-01), Blixt
patent: 7676784 (2010-03-01), Allen et al.
patent: 2002/0072893 (2002-06-01), Wilson
patent: 2003/0061409 (2003-03-01), RuDusky
patent: 2003/0093655 (2003-05-01), Gosior et al.
patent: 2003/0120896 (2003-06-01), Gosior et al.
patent: 2004/0015502 (2004-01-01), Alexander et al.
patent: 2006/0036988 (2006-02-01), Allen et al.
patent: 2006/0174081 (2006-08-01), Latta et al.
patent: 2006/0190907 (2006-08-01), Allen et al.
patent: 0645723 (1995-03-01), None
patent: WO/02/095598 (2002-11-01), None
Brochure entitled “Triscend A7 32-bit Configurable System-on-Chip”, 3 pages, Jun. 6, 2001.
Website printout from www.arccores.com/products/arc—core.htm overview entitled “The Tangent-A4 Processor Core”, 4 pages downloaded Jun. 6, 2001.
Srivastava, et al., “System Level Hardware Module Generation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, No. 1, Mar. 1995.
Kevin Donovan, “SoC Peripheral Model Makes Dual Run”, EE Times on-line, www.eetimes.com, Dec. 22, 2000.
Reinaldo A. Bergamaschi and William R. Lee, “Designing Systems-on-Chip Using Cores”, acm 1-58113-188, Jul. 2000, pp. 420-424.
Lioupis et al., “A Systematic Approach to Software Peripheral for Embedded Systems,” ACM, Feb. 1, 2004, pp. 140-145.
Hebert et al., “A Method to Derive Application-Specific Embedded Processing Cores”, ACM, 2000, pp. 88-92.
Rajesh K. Gupta and Vervant Zorian, “Introduction Core-Based System Design”, IEEE, Oct.-Dec. 1997, pp. 15-25.
Lach et al, “FPGA Fingerprinting Techniques for Protecting Intellectual Property”, http://citeseer.ist.psu.edu/lach98fpga.html, 1998.
Hong et al., “Behavioral Synthesis Techniques for Intellectual Property Protection”, http://citeseer.ist.psu.edu/206950.html, 1997.
Xilinx and ARC Cores Announce Alliance for Configurable Processor Codes and World Wide Network of Design Centers, Jul. 3, 2000 (printed from website http://web.archive.org/web/20000817174059/www.xilinx.com/prs—rls/arccores.htm on Mar. 29, 2006), 5 pages.
The Xilinx and ARC Cores Alliance for Configurable Processor Cores on Xilinx FPGAs, 2000 (printed from website http://web.archive.org/web/20000817161734/www.xilinx.com/products/logicore/alliance/arc/arcspot.htm on Mar. 28, 2006), 6 pages.
Xilinx Core Generator System 2.1i User Guide, 102 pages, 1999.
Alliance Core, LavaCORE™ Configurable Java™ Processor Core, Derivation Systems, Inc., Product Specification, Apr. 11, 2001, 5 pages.
Xilinx and Derivation Systems, Announce JAVA Processor Core for Virtex-II FPGAs, Apr. 16, 2001 (printed from website http://web.archive.org/web/20011024164340/www.xilinx.com/prs—rls/01341avacore.htm on Mar. 30, 2006), 4 pages.
Halfhill et al., “ARC Patent Looks Formidable—U.S. Patent Covers Automated Tools for Customizing Processor Cores,” Microprocessor Report—The Insider's Guide to Microprocessor Hardware, Aug. 29, 2005, 9 pages.
Halfhill et al., “Tensilica Patents Raise Eyebrows—Legal Protection of Configurable-CPU Technology Could Frusturate Competitors,” Microprocessor Report—The Insider's Guide to Microprocessor Hardware, Dec. 9, 2002, 5 pages.
Office Action mailed Jul. 27, 2004, from U.S. Appl. No. 09/880,106.
Final Office Action mailed Dec. 22, 2004, from U.S. Appl. No. 09/880,106.
Office Action mailed Feb. 16, 2005, from U.S. Appl. No. 09/880,106.
Notice of Allowance mailed Jul. 28, 2005, from U.S. Appl. No. 09/880,106.
Allowed Claims for U.S. Appl. No. 09/880,106.
U.S. Appl. No. 11/256,239, filed Oct. 21, 2005, titled “Methods and Apparatus for Implementing Parameterizable Processors and Peripherals.”
Office Action mailed Dec. 4, 2008, from U.S. Appl. No. 11/256,239.
Office Action mailed May 27, 2009, from U.S. Appl. No. 11/256,239.
Office Action mailed Dec. 7, 2009, from U.S. Appl. No. 11/256,239.
U.S. Appl. No. 11/372,550, filed Mar. 10, 2006, titled “Methods and Apparatus for Implementing Parameterizable Processors and Peripherals.”
Office Action mailed Apr. 30, 2008, from U.S. Appl. No. 11/372,550.
Final Office Action mailed Dec. 5, 2008, from U.S. Appl. No. 11/372,550.
Office Action mailed May 11, 2009 2008, from U.S. Appl. No. 11/372,550.
Final Office Action mailed Nov. 19, 2008, from U.S. Appl. No. 11/372,550.
U.S. Appl. No. 11/256,311, filed Oct. 21, 2005, titled “Methods and Apparatus for Implementing Parameterizable Processors and Peripherals.”
Office Action mailed May 9, 2008, from U.S. Appl. No. 11/256,311.
Office Action mailed Dec. 31, 2008, from U.S. Appl. No. 11/256,311.
Notice of Allowance mailed Jun. 11, 2009, from U.S. Appl. No. 11/256,311.
Allowed Claims for U.S. Appl. No. 11/256,311.
Supplemental Notice of Allowance mailed Oct. 8, 2009, from U.S. Appl. No. 11/256,311.
Nios II, “Nios II Flash Programmer,” User Guide, Altera Corporation, Copyright Dec. 2004, 34 pages.
Office Action dated Oct. 21, 2010, U.S. Appl. No. 11/256,239.
Office Action dated Aug. 11, 2010, U.S. Appl. No. 11/372,550.
Final Office Action dated Mar. 24, 2011, from U.S. Appl. No. 11/256,239.
Final Office Action dated Jan. 13, 2011, from U.S. Appl. No. 11/372,550.
Allen Tim
Fairman Michael
Hoyer Bryan
Pritchard Jeffrey Orion
Altera Corporation
Siek Vuthe
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Methods and apparatus for implementing parameterizable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for implementing parameterizable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for implementing parameterizable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4260514