Methods and apparatus for generating voltage references...

Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C323S315000, C323S316000

Reexamination Certificate

active

07999529

ABSTRACT:
Methods and apparatus are described that develop a reference voltage that is based on a difference between a threshold voltage of a first transistor and a threshold voltage of a second transistor, and further based on a difference between a gate overdrive voltage of the first transistor and a gate overdrive voltage of the second transistor.

REFERENCES:
patent: 5221864 (1993-06-01), Galbi et al.
patent: 5635869 (1997-06-01), Ferraiolo et al.
patent: 5838191 (1998-11-01), Opris et al.
patent: 6133718 (2000-10-01), Calafato et al.
patent: 7109785 (2006-09-01), Derksen
patent: 2005/0083029 (2005-04-01), Moraveji
patent: 2006/0001412 (2006-01-01), Fernald
patent: 2008/0224632 (2008-09-01), Noda
patent: 2009/0201006 (2009-08-01), Mitani et al.
Blauschild, et al., “A New NMOS Temperature-Stable Voltage Reference,” IEEE Journal of Solid-State Circuits, Dec. 1978, pp. 767-774, vol. SC-13, No. 6.
Oguey et al., “MOS Voltage Reference Based on Polysilicon Gate Work Function Difference,” IEEE Journal of Solid-State Circuits, Jun. 1980, pp. 264-269, vol. SC-15, No. 3.
Vittoz et al., “A Low-Voltage CMOS Bandgap Reference,” IEEE Journal of Solid-State Circuits, Jun. 1979, pp. 573-577, vol. SC-14, No. 3.
Widlar, “New Developments in IC Voltage Regulators,” IEEE Journal of Solid-State Circuits, Feb. 1971, pp. 2-7, vol. SC-6, No. 1.
International Search Report and Written Opinion of International Application No. PCT/US2010/024764 mailed Jun. 28, 2010.
Opris et al., “Bias Optimization for Switched Capacitor Amplifiers”, Dec. 1, 1997, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, No. 12, pp. 985-989.
Seo et al., “Low-Power CMOS On-Chip Voltage Reference Using MOS PTAT: An EP Approach”, Sep. 1997, ASIC Conference and Exhibit, Tenth Annual IEEE International Proceedings, pp. 316-320.
Gunther et al., “A Low Voltage Programmable Gain Amplifier for DC to Medium Frequency Applications with Small Die Size”, Apr. 2006, Proceedings of the 6th International Caribbean Conference on Devices, Circuits and Systems, IEEE, pp. 85-90.
Chen et al., “Novel Constant Transconductance References and the Comparisons with the Traditional Approach”, Feb. 2003, Mixed-Signal Design, IEEE, pp. 104-107.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatus for generating voltage references... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for generating voltage references..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for generating voltage references... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2684210

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.