Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-06-04
2000-12-05
Ngo, Chuong Dinh
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 752
Patent
active
061579394
ABSTRACT:
An multiplier circuit that generates a negate product -B*C quickly without requiring a separate negate operation. This multiplier circuit uses partial product multiplication and any of a variety of multiplication techniques, such as bit-pair recoding or the Booth algorithm, to perform multiplication and negate multiplication operations. The multiplier circuit uses an encoder circuit to produce encoded multiplier strings in accordance with such multiplication techniques. The multiplier circuit reorders bits of such encoded multiplier strings to cause a binary multiplier circuit to generate the negate product -B*C rather than the product B*C. The reordering can be accomplished in any manner, such as by a bus coupling the encoder circuit to the binary multiplier circuit. The encoder circuit can be coupled to the binary multiplier circuit using two buses and a multiplexor circuit. One bus might reorder the bits of the encoded multiplier strings to cause the binary multiplier circuit to produce the negate product -B*C and the other bus might pass the encoded multiplier strings to the binary multiplier circuit without reordering its bits so that the binary multiplier circuit produces the product B*C. The multiplexor may be used to select one of these two buses depending upon which product is desired. This multiplier circuit might be used in a circuit that performs a multiply/add calculation to produce the result A+B*C and that performs a multiply/subtract calculation to produce the result A-B*C.
REFERENCES:
patent: 4238833 (1980-12-01), Ghest et al.
patent: 4755962 (1988-07-01), Mor
patent: 4813008 (1989-03-01), Shigehara et al.
patent: 5195051 (1993-03-01), Palaniswami
patent: 5303178 (1994-04-01), Ozaki
patent: 5473559 (1995-12-01), Makino
patent: 5751618 (1998-05-01), Abiko et al.
Cavanagh, J., "Fixed-Point Multiplication", Digital Computer Arithmetic, (1984) pp. 137-235.
Stearns, C., "Real Time Multiplication and Division for VLSI DSP", Maple Press, (1988), pp. 919-923.
Vo Chuong Van
Wang Moon-Yee
Integrated Device Technology Inc.
Ngo Chuong Dinh
LandOfFree
Methods and apparatus for generating multiplicative inverse prod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for generating multiplicative inverse prod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for generating multiplicative inverse prod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970388