Electrical computers and digital processing systems: processing – Processing architecture – Long instruction word
Patent
1998-11-06
2000-11-21
Coleman, Eric
Electrical computers and digital processing systems: processing
Processing architecture
Long instruction word
712 22, 712215, G06F 900
Patent
active
061516686
ABSTRACT:
A SIMD machine employing a plurality of parallel processor (PEs) in which communications hazards are eliminated in an efficient manner. An indirect Very Long Instruction Word instruction memory (VIM) is employed along with execute and delimiter instructions. A masking mechanism may be employed to control which PEs have their VIMs loaded. Further, a receive model of operation is preferably employed. In one aspect, each PE operates to control a switch that selects from which PE it receives. The present invention addresses a better machine organization for execution of parallel algorithms that reduces hardware cost and complexity while maintaining the best characteristics of both SIMD and MIMD machines and minimizing communication latency. This invention brings a level of MIMD computational autonomy to SIMD indirect Very Long Instruction Word (iVLIW) processing elements while maintaining the single thread of control used in the SIMD machine organization. Consequently, the term Synchronous-MIMD (SMIMD) is used to describe the present approach.
REFERENCES:
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5659785 (1997-08-01), Pechanek et al.
patent: 5682491 (1997-10-01), Pechanek et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6076154 (2000-06-01), Van Eijndhoven
G.D. Jones and L.D. Larsen, "Selecting Predecoded Instructions with a Surrogate", IBM Technical Disclosure Bulletin, vol. 36, No. 06A, Jun. 1993, pp. 35-37.
G.D. Jones and L.D. Larsen, "Pre-Composed Superscalar Architecture", IBM Technical Bulletin, vol. 37, No. 09, Sep. 1994, pp. 447-451.
Managawa et al, Pre-Decoding Mechanism for Superscalar Architecture, IEEE, May 1991, pp. 1-8.
Johnson, John D., Expansion Caches for Superscalar Processors, Stanford University, Jun. 1994, pp. 1-8.
Drabenstott Thomas L.
Morris Grayson
Pechanek Gerald G.
Revilla Juan Guillermo
Strube David Carl
Billions of Operations Per Second, Inc.
Coleman Eric
LandOfFree
Methods and apparatus for efficient synchronous MIMD operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for efficient synchronous MIMD operations , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for efficient synchronous MIMD operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1267127