Multiplex communications – Network configuration determination – In a bus system
Patent
1996-12-23
2000-04-25
Pham, Chi H.
Multiplex communications
Network configuration determination
In a bus system
3952005, H04L 1228
Patent
active
06055228&
ABSTRACT:
A loop isolation circuit (LIC) to enable subdivision of a single daisy-chained communication loop (e.g., FC-AL) into smaller loops and to enable joining of smaller loops into a single larger loop. An LIC comprises essentially two multiplexors configured so as to permit controlled subdivision or joining of two loop portions. In a first selected state, the LIC subdivides a communication loop in which it is inserted into two loops. This configuration sacrifices accessibility among some devices previously on the larger loop for the benefit of enhanced bandwidth and reduced overhead due to node count. Bandwidth is enhanced by enabling simultaneous operation of two (or more) loop portions for establishing and communicating over logical circuit connections. However, when a failure of a redundant loop precludes access to devices, the LIC may be set to a second state to rejoin previously subdivided loops into a larger loop. This configuration restores access among all devices sharing common access to the larger loop. The LIC of the present invention therefore enables communication loop controllers to dynamically reconfigure a daisy-chained loop communication system to enhance performance in normal operation. The LIC of further enables restoration of the larger loop to restore redundant loop configurations. The LIC of the present invention is applicable in many daisy-chained loop communication environments including, but not limited to, Fiber Channel Arbitrated Loop (FC-AL).
REFERENCES:
patent: 4009469 (1977-02-01), Boudreau et al.
patent: 4042780 (1977-08-01), Wolters
patent: 4064369 (1977-12-01), Battocletti
patent: 4454508 (1984-06-01), Grow
patent: 4736465 (1988-04-01), Bobey et al.
patent: 4837856 (1989-06-01), Glista
patent: 4927225 (1990-05-01), Levinson
patent: 5134619 (1992-07-01), Henson et al.
patent: 5151898 (1992-09-01), Kondo
patent: 5182747 (1993-01-01), Frenzel, III et al.
patent: 5249183 (1993-09-01), Wong et al.
patent: 5251213 (1993-10-01), Videlock et al.
patent: 5289467 (1994-02-01), Kartalopoulos
patent: 5289589 (1994-02-01), Bingham et al.
patent: 5297134 (1994-03-01), Takahashi et al.
patent: 5317198 (1994-05-01), Husbands
patent: 5406401 (1995-04-01), Kremer
patent: 5459772 (1995-10-01), Asano et al.
patent: 5467369 (1995-11-01), Vijeh et al.
patent: 5485576 (1996-01-01), Fee et al.
patent: 5490007 (1996-02-01), Bennett et al.
patent: 5517489 (1996-05-01), Ogura
patent: 5517498 (1996-05-01), Hauris et al.
patent: 5522047 (1996-05-01), Grow et al.
patent: 5535035 (1996-07-01), DeFoster et al.
patent: 5617425 (1997-04-01), Anderson
patent: 5659570 (1997-08-01), Cotreau et al.
Binford Charles D.
DeKoning Rodney A.
Stover Jeremy D.
LSI Logic Corporation
Nguyen Kim T.
Pham Chi H.
LandOfFree
Methods and apparatus for dynamic topology configuration in a da does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for dynamic topology configuration in a da, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for dynamic topology configuration in a da will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-999248