Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to accommodate variable length...
Reexamination Certificate
2001-02-28
2002-08-06
Follansbee, John A. (Department: 2154)
Electrical computers and digital processing systems: processing
Instruction decoding
Decoding instruction to accommodate variable length...
C711S170000, C708S496000
Reexamination Certificate
active
06430677
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to improvements to processing, and more particularly to advantageous techniques for providing a scalable building block register file which in a first application of the register file provides a low cost lower capacity register file, while in a second application, a higher capacity register file with dynamic reconfiguration support for flexible data type operations is provided. The present invention also relates to advantageous techniques for providing a dynamically reconfigurable register file of variable size width for different levels of data precision operations when executing algorithms demanding variable data types of variable precision requirements and for conducting multiple parallel operations on lower precision data in 32 bit and 64 bit forms.
BACKGROUND OF THE INVENTION
When executing algorithms it is desirable to have a register file that can be organized to more advantageously support processing of the varying data types and formats that dynamically occur in a programming application. For example, a register file of large width for high precision operations can be required in one part of an application while single and multiple parallel operations on lower precision data can be required in a different part of the same application. This desire is offset by the hardware cost to implement a wider register file or the hardware cost to implement additional read and write ports. The problem is how to achieve a dynamically configurable register file with extended precision at a reduced hardware cost without affecting general capabilities including performance.
SUMMARY OF THE INVENTION
The present invention advantageously addresses these problems while achieving a variety of advantages as addressed in further detail below. In one aspect of the present invention, to achieve the effect of a doublewide register file, two single wide register files, each with the same number of registers, are used in combination to provide a single register model that uses less read and write ports individually than a single register file of twice the capacity would require. Due to the reduced size of the register files and reduced number of read and write ports, higher performance implementations can be achieved as compared to a single register file of equivalent combined capacity of data width and read and write ports. The architecture designates one reduced register file to contain even register addresses and the other to contain odd register addresses. In a second aspect of this invention, the architecture designates one register file configured as two banks of registers wherein the even and odd registers are selectable by means of the read/write port address lines. In a third aspect of this invention, an additional register set of at least one register can be dynamically associated with any register in the register file to flexibly provide extended precision data width to any selected file register.
By appropriate multiplexing and control logic, single width, double width, and extended precision accessing are made available. By architecture definition, double width accesses are constrained to only work on even-odd register pairs thereby treating the two separate register files as a single addressable file of twice the width of an individual register. By convention and as dictated by the architecture, either the even or odd register file is designated as containing the upper half of the bits in a double width access. Double width accesses may occur on the read, write operations, or both depending on the operation to be performed. In this way, the access width of the register file is doubled without the addition of costly read/write ports or more bits per each register and the number of required read and write ports per half is reduced. The double width register file achieved by this invention provides the single width accesses for a simpler programming model when dealing with data types of single width. Additionally, since the same number of read and write ports exist on both halves, single width accesses across the full even plus odd register address space are possible.
These and other features, aspects and advantages of the invention will be apparent to those skilled in the art from the following detailed description taken together with the accompanying drawings.
REFERENCES:
patent: 4302818 (1981-11-01), Niemann
patent: 5644780 (1997-07-01), Luick
patent: 5903919 (1999-05-01), Myers
patent: 6044448 (2000-03-01), Agrawal et al.
patent: 6078941 (2000-06-01), Jiang et al.
patent: 6134648 (2000-10-01), Peterson et al.
patent: 6223255 (2001-04-01), Argade
Barry Edwin F.
Pechanek Gerald G.
BOPS, Inc.
Follansbee John A.
Priest & Goldstein PLLC
LandOfFree
Methods and apparatus for dynamic instruction controlled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for dynamic instruction controlled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for dynamic instruction controlled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2967527