Methods and apparatus for creating a pending write-back controll

Details Methods and apparatus for creating a pending write-back controll Methods and apparatus for creating a pending write-back controll

1992-11-09

1995-07-18

Rudolph, Rebecca L.

Boots, shoes, and leggings

364DIG1, 364DIG2, 36424344, 3642281, G06F 1208

Patent

active

054349931

ABSTRACT:
A write-back cache control system having a pending write-back cache controller in a multiprocessor cache memory structure. The processor subsystems in the multiprocessor system are coupled together using a high-speed synchronous packet switching bus called a memory bus. Each processor subsystem has an associated cache control system. When a processor's cache control system does not have a required memory location in the cache memory, it broadcasts a memory request packet across the memory bus for the required data. If an owned cache line is being replaced, the cache control system copies the old cache line data to the pending write-back cache controller which is responsible for the write-backs of owned cache lines to main memory. The cache control system then transfers ownership of the old replaced cache line to the pending write-back controller. When the cache control system receives the new cache line information from the memory bus, it immediately replaces the cache line and allows the processing to continue. By buffering the old cache line in the pending write-back controller, the cache control system allows the new cache line to be requested before the old cache line is written back to main memory thereby reducing the cache line replacement latency period.

REFERENCES:
patent: 5247648 (1993-09-01), Watkins et al.
patent: 5263144 (1993-11-01), Zurawski et al.
patent: 5265233 (1993-11-01), Frailong et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5347648 (1994-09-01), Stamm et al.
patent: 5353424 (1994-10-01), Partovi et al.
patent: 5355471 (1994-10-01), Weight
IBM Technical Disclosure Bulletin, vol. 32, No. 4B, Published Sep. 1989, in Armonk, N.Y., USA, Entitled: Improved Data Cache Reload Performance, pp. 244-245.
Compcon 88, Thirty-Third IEEE Computer Society International Conference, Digest of Papers, Feb. 1988, in San Fracisco, Calif., USA, Entitled: The NS32605 Cache Controller, pp. 218-222.

Affiliated with

Also associated with

Rating

Methods and apparatus for creating a pending write-back controll does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for creating a pending write-back controll, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for creating a pending write-back controll will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2421938