Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2005-07-29
2009-10-13
Ghayour, Mohammad H (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
Reexamination Certificate
active
07602869
ABSTRACT:
Clock synchronization and data recovery techniques are disclosed. For example, a technique for synchronizing a clock for use in recovering received data comprises the following steps/operations. A first clock (e.g., a data clock) is set for a first sampling cycle to a first phase position within a given unit interval in the received data. A second clock (e.g., a sweep clock) is swept through other phase positions with respect to the first phase position such that a transition from the given unit interval to another unit interval in the received data is determined. A sampling point is determined based on measurements at the phase positions associated with the second clock. The second clock is set to the phase position corresponding to the sampling point such that data may be recovered at that sampling point. Further, for a next sampling cycle, the first clock may be used to sweep through phase positions with respect to the set phase position of the second clock corresponding to the sampling point in the first sampling cycle such that a next sampling point may be determined.
REFERENCES:
patent: 7092471 (2006-08-01), Lentine et al.
patent: 7167534 (2007-01-01), Nakamura
patent: 7221723 (2007-05-01), Walker
patent: 7310397 (2007-12-01), Smith et al.
patent: 2002/0138540 (2002-09-01), Enam
patent: 2004/0203559 (2004-10-01), Stojanovic et al.
patent: 2004/0264615 (2004-12-01), Ho et al.
patent: 2006/0280272 (2006-12-01), Stojanovic
patent: 2007/0002989 (2007-01-01), Song
Savoj, J.; Razavi, B., “Design of half-rate clock and data recovery circuits for optical communication systems,” Proceedings of Design Automation Conference, 2001, pp. 121-126.
R. Farjad-Rad et al., “A 0.3-μm CMOS 8-Gb/s 4-PAM Serial Link Transceiver,” Symposium on VLSI Circuits Digest of Technical Papers, pp. 41-44, 1999.
S. Sidiropoulos, “A Semidigital Dual Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1683-1692, Nov. 1997.
Emami-Neyestanak Azita
Meghelli Mounir
Parker Benjamin D.
Rylov Sergey V.
Rylyakov Alexander V.
Bolourchi Nader
Dougherty Anne V.
Ghayour Mohammad H
International Business Machines - Corporation
Ryan & Mason & Lewis, LLP
LandOfFree
Methods and apparatus for clock synchronization and data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for clock synchronization and data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for clock synchronization and data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4121608