Amplifiers – With periodic switching input-output
Reexamination Certificate
2001-10-25
2004-09-07
Shingleton, Michael B. (Department: 2817)
Amplifiers
With periodic switching input-output
C330S253000, C330S277000, C327S124000, C257S077000
Reexamination Certificate
active
06788136
ABSTRACT:
BACKGROUND OF INVENTION
This invention relates generally to methods and apparatus for amplification and signal processing at elevated temperatures, and more particularly to methods and apparatus for chopper stabilized amplification at high temperatures.
Amplification and signal processing of signals from sensors in high temperature environments are difficult tasks due to the failure of silicon devices to operate above 200 degrees Celsius. Amplifiers utilizing silicon carbide (SiC) semiconductors have been demonstrated, and SiC material itself is capable of operation at temperatures beyond 500 degrees Celsius. However, oxide interfaces in SiC metal on semiconductor (MOS) devices used in amplifiers contain many interface states, which introduce large random offsets that change as a function of temperature. The resulting amplifier offset drift makes it difficult to accurately amplify small sensor signals.
Techniques are known for offset drift reduction in amplifiers implemented with other semiconductor technologies. At least some known techniques include chopper stabilization, continuous offset removal using a second auxiliary amplifier, and correlated double sampling. However, these techniques have not been practical for amplifiers utilizing SiC technology and other negative-channel metal-oxide semiconductor (NMOS) depletion mode technologies. Circuits in SiC technology with large numbers of transistors are subject to low yields due to micropipes and other material defects. Silicon carbide positive-channel MOS (PMOS) devices have low mobility, thus making it impossible to provide complementary circuits with switches. At present, depletion mode NMOS transistors are viable and reliable, but the negative thresholds of NMOS depletion mode transistors have complicated adaptation of conventional stabilization circuitry to SiC and other NMOS depletion mode processes.
SUMMARY OF INVENTION
There is therefore provided, in one aspect, a method for amplifying a signal including generating an input signal and amplifying the input signal utilizing a chopper-stabilized, silicon carbide NMOS depletion mode operational amplifier to produce an amplified output signal.
In another aspect, there is provided a buffered field effect transistor logic (BFL) level-shifting/inverter circuit having an input, an NMOS depletion mode inverter responsive to the inverter stage input to produce an inverted output, a buffered field effect transistor logic (BFL) stage that includes a first NMOS depletion mode field effect transistor (FET) having a first gate and an associated first channel, a second NMOS depletion mode FET having a second gate and an associated second channel, and a voltage drop circuit electrically connected in series between the first channel and the second channel, a first output at an electrical node between the voltage drop circuit and the first channel, and a second output at an electrical node between the voltage drop circuit and the second channel.
In yet another aspect, there is provided an operational amplifier circuit including a first NMOS depletion mode amplification stage, a first NMOS depletion mode chopping switch responsive to a first chopping signal to chop an input signal to the first amplification stage, a second NMOS depletion mode chopping switch responsive to a level-shifted first chopping signal to chop an output signal from the first amplification stage, and an NMOS depletion mode buffered field effect transistor logic (BFL) level shifting/inverter circuit responsive to a clock signal to generate the first chopping signal and the level shifted first chopping signal across a voltage dropping element.
In still another aspect, there is provided an operational amplifier circuit including a first NMOS depletion mode amplification stage having differential inputs and outputs, a first NMOS depletion mode chopping switch responsive to a first chopping signal and a second chopping signal to chop a differential input signal to the first amplification stage, a second NMOS depletion mode chopping switch responsive to a level-shifted first chopping signal and a level shifted second chopping signal to chop an output signal from the first amplification stage, a first NMOS depletion mode buffered field effect transistor logic (BFL) level shifting/inverter circuit responsive to a clock signal to generate the first chopping signal and the level shifted first chopping signal across a first resistor, a second NMOS depletion mode buffered field effect transistor logic (BFL) level shifting/inverter circuit responsive to the clock signal to generate the second chopping signal and the level shifted second chopping signal across a second resistor, and a clock generator circuit configured to generate the clock signal.
REFERENCES:
patent: 4558235 (1985-12-01), White et al.
patent: 4647845 (1987-03-01), Richter et al.
patent: 4912423 (1990-03-01), Milkovic et al.
patent: 5184199 (1993-02-01), Fujii et al.
patent: 5286985 (1994-02-01), Taddiken
patent: 5378642 (1995-01-01), Brown et al.
patent: 5385855 (1995-01-01), Brown et al.
patent: 5510632 (1996-04-01), Brown et al.
patent: 5963791 (1999-10-01), Brown et al.
patent: 6191458 (2001-02-01), Brown et al.
patent: 6198114 (2001-03-01), Blanchard
patent: 6344663 (2002-02-01), Slater, Jr. et al.
patent: 6380801 (2002-04-01), McCartney
patent: 58130608 (1983-08-01), None
Palmour et al. “High-temperature depletion—mode metal-oxide-semiconductor field-effect transistors in beta-SiC thin films” Appl. Phys. Lett. 51, Dec. 14, 1987 pp 2028-2030*
Schmid et al. “Process technology and high tempereture performance of 6H-SiC MOS devices” The Third European Conference on High temperature Electronics 1999 pp195-199.
Armstrong Teasdale LLP
General Electric Company
Reeser III Robert B.
Shingleton Michael B.
LandOfFree
Methods and apparatus for amplification in high temperature... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for amplification in high temperature..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for amplification in high temperature... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3218172