Methods and apparatus for a non-volatile memory device with...

Details Methods and apparatus for a non-volatile memory device with... Methods and apparatus for a non-volatile memory device with...

2007-12-25

2007-12-25

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Floating gate

Disturbance control

C365S185250, C365S189020

Reexamination Certificate

active

11370368

ABSTRACT:
A non-volatile memory device includes a plurality of power control circuits interfaced via a single Y multiplexer with an array of memory cells. The multiple power control circuits provide multiple pre-charge paths configured to pre-charge the drain node of a target memory cell in the array, as well as the drain and/or source nodes of unselected memory cells in the array. The multiple pre-charge paths decrease the current through the array cells and also decrease the pre-charge and set up times for the array.

REFERENCES:
patent: 5297098 (1994-03-01), Nakatani et al.
patent: 5790456 (1998-08-01), Haddad
patent: 5798966 (1998-08-01), Keeney
patent: 6005809 (1999-12-01), Sung et al.
patent: 6108240 (2000-08-01), Lavi et al.
patent: 6118695 (2000-09-01), Yoneyama
patent: 6175519 (2001-01-01), Lu et al.
patent: 6181599 (2001-01-01), Gongwer
patent: 7079426 (2006-07-01), Zhang et al.

Affiliated with

Also associated with

Rating

Methods and apparatus for a non-volatile memory device with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for a non-volatile memory device with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for a non-volatile memory device with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3885165