Methodology for designing high speed receivers below a...

Details Methodology for designing high speed receivers below a... Methodology for designing high speed receivers below a...

2007-10-02

2007-10-02

Bui, Bryan (Department: 2863)

Data processing: measuring, calibrating, or testing

Measurement system

Measured signal processing

C702S181000

Reexamination Certificate

active

10777238

ABSTRACT:
A method, and associated storage medium containing software and a system, includes extracting a time domain impulse response from parameters that characterize a communication channel, generating a probability distribution function (PDF) of an output voltage based on the impulse response; and computing a relationship between bit error rate and voltage margin based on the final probability distribution function. Generating the PDF of the output voltage may comprise one or more of the following acts: quantizing the impulse response into a plurality of quantized levels, assigning taps to the quantized levels and determining a number of taps assigned to each quantized level, determining allowable voltage levels for each quantized level, and determining a probability of occurrence of each allowable voltage level, determining a PDF for each voltage level; and convolving all of the PDFs for the various voltage levels to obtain the PDF of the output voltage.

REFERENCES:
patent: 6798843 (2004-09-01), Wright et al.

Affiliated with

Also associated with

Rating

Methodology for designing high speed receivers below a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methodology for designing high speed receivers below a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology for designing high speed receivers below a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3831806